## G.BENTSEN

HARDWARE MANUAL
VOLUME II
FLOIV DIAGRAiAS

# NORD-1 <br> COMPUTER SYSTEMS 

(in)


# Hardware Manual <br> Volume II 

Flow Diagrams


AIS NORSK DATA-ELEKTRONIKK

## TABLE OF CONTENTS

1 Introduction

2 Flow Diagrams
3 Signal Definitions
MEMORY \& INTERFACE
CONTROL


## INTRODUCTION TO NORD-1 DOCUMENTATION

Summarizing the development of NORD-1 may give a coarse idea of the structure of the documentation.

The first step in the design process was to decide the number of programmer oriented registers and the instruction format and repertoire.

The next step was to draw flow diagrams of all instructions. Part of this work is also the design of CPU-arithmetic and timing control (Time Counter and Cycle Counter).

To translate the flow diagrams into logical equations is a straight forward mechanical work, and the equations may be regarded as a rewriting of the flow diagrams.

The last step, drawing of logic diagrams, is even more straight forward. The problem at this stage consists of distributing circuits on circuit boards and definition and labelling of subsignals.

The basic operation of NORD-1 is illustrated in the figure below.


One register is enabled at a time and presented at the IB terminals, and as input to the arithmetic. Data from memory goes via the H -register and the BM input to the arithmetic. For inter-register operations one of the operands (source) is first transferred to the H-register before IB is switched to the other operand. The output of the arithmetic is then routed back to all registers where it may be strobed into register flip-flops.

The purpose of the control logic therefore is to generate the appropriate sequence of register enabling signals and register strobe pulses and to control the arithmetic to give the desired function, all as a result of the instruction decoded.

The operation of the logic is synchronous, i.e. controlled by a common timing source (Time Counter and Cycle Counter). To avoid timing hazards the timing signals, after being decoded from the time counter flip-flops, always passes three stages of logic circuits before reaching the register flip-flops.

Example: Generation of A-register set pulse.


The timing synchronization of all registers in CPU is similar to the example shown for the A-register.

As further introduction to the NORD-1 documentation three instructions will be taken as examples and all important active signals connected to each block in the flow diagrams will be described in detail.

The example instructions are:

```
1. add 120
2. skp dx gre zro
3. shad rot 5
```

The reader is advised to find the mentioned signals in the logie diagrams, to familiarize himself with the documentation.
add 120
Relevant flow diagrams: Pages 1 and 12
The instruction add is a two-memory cycle instruction requiring two 16 bit words to be read from core memory, first the instruction itself (C0) and then the data word (C2).

The Time Counter control signals BACK and NEXT are both 0 in both cycles, and the Time Counter therefore produces the short sequence

$$
\text { to }-1-2-3-8-9-10-11-0
$$

to lasts until DATA READY is received from the memory control and is approximately 800 ns with a $1.5 \mu \mathrm{~s}$ memory. All other time intervals are 100 ns .
$(\mathrm{R})=\mathrm{H}$, IR $\quad$ When entering to in C0 the R -register contains the actual address and a Memory Request signal is generated by CPU (RQ1). (Note: Last instruction ended with a transfer of P to R ). The address is enabled to the memory address input MR (158), and a Read/Restore is intiated (INIT, RRA 169). The content of the specified memory location is transferred to the MB-register (Memory Control Module) and a Data Ready signal is returned to CPU (RY1). RY1 restarts the Time Counter and $t 1$ is entered.

The memory communication bus MJ is now equal to MB (enabled by CPUE) and is strobed into IR (ISI) and the H-register (HS1, ME1).

$$
R+1 \rightarrow P
$$

This addition is done via the address arithmetic. First P is set to all ones (PS3) and then the appropriate zeroes are transferred to P via the flip-flop clear terminal (PS4). RE1 enables the R-register as input to the arithmetic and CY2 generates the 1 to be added as a carry input to the least significant stage of the adder.
$\mathrm{R}+120 \rightarrow \mathrm{R} \quad$ Address arithmetic addition (RE1, HE2, SXI, RS1). R is equal to the address of current instruction. 120 is the displacement of the instruction with sign extension, i.e. bits 8 through 15 equal to bit 7 . 120 is transferred via the H -register and $8 \times 1$ controls the sign extension mechanism.

The flip-flop $D$-input is used sinee the input to $R$ is a function of R itself.
$(\mathrm{R}) \rightarrow \mathrm{H}$
$\mathrm{A}+\mathrm{H}-\mathrm{A}$
$\mathrm{P} \rightarrow \mathrm{R} \quad$ Transfer via address arithmetic (PE1, RS1).


skp dx gre zro
Relevant flow diagram: Page 5
This instruction is a one cycle instruction (C0). The Time Counter control signal NEXT depends upon resulting skip condition and selects one of the following two time pulse sequences.
skip not effective: t0-1-2-3-8-9-10-11-0
skip effective:
t0-1-2-3-8-9-10-11-12-13-14-15-0
$(\mathrm{R}) \rightarrow \mathrm{H}, \mathrm{IR} \quad$ same as example 1
$R+1 \rightarrow P \quad$ same as example 1
S.R. $\rightarrow \mathrm{H}$ In the instruction above the source register code is 0 , which means that no register is enabled and therefore $I B=0$. This zero is transferred to the H-register (IE1, HS1).
$P \rightarrow R \quad$ same as example 1
The branching conditions in the flow diagram depends upon the sum output. The active control signals engaged in producing the correct sum output are XE3, HE1, BC0, BC8 and CY1.

We want the sum to be equal to $\mathrm{X}-\mathrm{H}$, which with two's complement representation of negative numbers means that H should be complemented bit by bit ( $\mathrm{BC} 0, \mathrm{BC} 8$ ) and a one added to the result (CY1). If the resulting sum is positive, i.e. $\mathrm{S} 15=0$, the next instruction should be skipped. This means that the content of R should be replaced by $\mathrm{P}+1$, and operation requiring additional time.

The Time Counter control signal NEXT (NX1) adds time pulses t12-13-14-15 to the "normal" sequence.
$\mathrm{P}+1 \rightarrow \mathrm{R} \quad$ Address arithmetic addition (PE1, CY2, RS1). RS1 is unconditionally dependent upon t15 for C 0 :skp since t15 in this case exists only if $P+1 \rightarrow R$ is wanted.
shad rot 5
Relevant flow diagram: Page 7
Double shifts (AD connected, 32 bits) are done in two phases, 16 bits shifted at a time. SA1 is a phase control flip-flop being complemented at each shift pulse.

SA1 $=0$ : shift the D-register
SA1 =1: shift the A-register
No shift direction specified means left shift.

| $(\mathrm{R}) \rightarrow \mathrm{H}, \mathrm{IR}$ | Same as example 1 |
| :---: | :---: |
| $\mathrm{R}+1 \rightarrow \mathrm{P}$ | same as example 1 |
| $0 \rightarrow$ SA1, SC | Reset Shift Counter (SC) and the phase control flip-flop (SA1). |
| $5-$ SC | 5 , the number of places to be shifted, is transferred from the H-register to the shift counter via the main arithmetic (required by floating point instructions). (HE1, BD, SS8). |
| $\mathrm{SC}-1 \rightarrow \mathrm{SC}$ | If SA1 = 1 the shift counter is decremented. |
| $\mathrm{SA}_{0} \rightarrow \mathrm{SA}$ | Complement the phase control flip-flop. |
| shift D | If SA1 $=0$ shift the D-register one place to the left. (DE1, IL, ID, DS2, DX1). |
|  | IL enables left shift of IB. ID makes the output of the arithmetic equal to the IB-input and DX1 selects A15 as input to D0. The discarded bit (D15) is transferred to the link flip-flop M. |
| shift A | If SA1 $=1$ shift A-register one place to the left (AE1, IL, ID, AS3, DX1). In this case DX1 selects M as input to A0, and the discarded bit (A15), which has already been transferred to D0, replaces the previous content of M . |
|  | If the content of the shift counter is not zero go back to $\mathrm{SC}-1-\mathrm{SC}$. This is controlled by the Time Counter control signal BACK (BK1), which repeats pulses t8-9-10-11 the required number of times, ten in our case, five for each phase. |
| $P \rightarrow R$ | same as example 1 |

## FLOW DIAGRAMS

Below follows a list of symbols and abbreviations used in the FLOW DIAGRAMS together with a short explanation.

| AW | Anything written |
| :---: | :---: |
| DP | Deposit |
| SA | Set Address Flip-flops on the |
| SI | Single Instruction Assembler 122 |
| ST | Stop |
| TR | Tape-Reader |
| SR | Source-Register |
| DR | Destination-Register |
| S | DR - SR (Sum output) |
| (R) | The contents of the cell which address is contained in the R -register |
| REG (i) | Bit in the register |
| $\triangle$ | Displacement of the instruction (lower half of H with sign extension) |
| A - G | The A- and the G-register is exchanged |
| T140 $\rightarrow$ T14 | Bit 14 in the T-register is complemented |
| $2 \mathrm{X} \rightarrow \mathrm{X}$ | Left shift of the X-register |
| $1 / 2 \mathrm{X} \rightarrow \mathrm{X}$ | Right shift of the X-register |
| T15 $\oplus$ H15 $\rightarrow$ SG1 | Exclusive or of bit 15 of the T- and the H-register. If T15 is the oposite of H15, $1 \rightarrow$ SG1 |
| $\mathrm{T} 15 \oplus \mathrm{H} 150-\mathrm{SG} 1$ | If T15 is equal to H15, $0 \rightarrow$ SG1 |
| $\mathrm{A} 0 \cdot 2^{15}+1 / 2 \mathrm{D} \rightarrow \mathrm{D}$ | Right shift of the D-register with A-register bit 0 shifted into D-register bit 15 |




NOTE: $\quad$ t12 - 15 is "inserted" only if jump not effective and does not exist with jump
effective. Controlled by signal NEXT to time counter.


1100110001101010


| $(R)-H, I R$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $R+1 \rightarrow P$ |

STR. $\rightarrow H$ 3
 YES


If D.R. $=P \quad P \rightarrow R$ is replaced by $S \rightarrow R$.
If IR T=1 H is replaced by one's
complement of $H$ in the diagram above.

$$
\begin{aligned}
& \text { swap }=\text { IR 10 } 0_{0} 90_{0} 0_{0} \\
& \text { cId }=100 \quad(\text { IR) } \\
& \text { rad }=2000(\text { IR10) } \\
& \mathrm{cm} 1=200 \quad \text { (IR) }
\end{aligned}
$$

| DRAWN BY EML |
| :--- | :--- |
| APPROVED BY |
| DATE 15.10 .69 |

Remark e

## A/S NORSK DATAELEKTRONIKK



Title

$D I=I / 0$ Data in bus bits $0-15$.

| DRAWN BY EML | Remarks |  | Replacement for | Date |
| :--- | :--- | :--- | :--- | :--- |
| APRROVED BY |  |   <br> DATE $\quad 15.10 .69$  | Replaced by | Date |



$0 \leqslant$ REGISTER ADDRESS $\leqslant 63$

$$
\begin{aligned}
& \mathrm{tra}=150.000 \\
& \mathrm{trr}=150.100 \\
& \mathrm{mcl}=150.200 \\
& \mathrm{mst}=150.300
\end{aligned}
$$

| DRAWN BY EML | Remarks | heplacoment tor | Date |
| :--- | :--- | :--- | :--- | :--- |
| APPROVED BY | REG STER TRANSFER | Roplacod by | Date |





$G 0=s t z+s t a+s t t+s t x$
$G 2=m i n+1 d a+1 d t+1 d x$
$G 3=a d d+s u b+a n d+o r a$

DRAWN BY EML




| DRAWN BY EML |
| :--- | :--- |
| APPROVED BY |
| DATE 16.10 .69 |




| DRAWN | BY | CML |
| :--- | ---: | :--- |
| APPROVED BY |  |  |
| DATE | 17.10 .69 |  |

Continued from page 17


C3,2)



One's complement

| DRAWN BY ENL | Remarks |  |  |
| :--- | :--- | :--- | :--- |
| APPROVED BY | Replacement for | Date |  |
| DATE 17.10 .69 |  | Replaced by | Date |





