
# NORD

#### COMPUTER SYSTEMS

NORD-20

HARDWAFE MANUAL II



A/S NORSK DATA-ELEKTRONIKK

Erich Mogensøns vei 38, Oslo 5

NORD-20 HARDWAFE MANUAL II

#### TABLE OF CONTENTS

+++

Chapters	:		Page
	INTRODU	CTION	1
1	GENERAL	TIMING CPU	2
2	NORD-20	ADDRESS COMPUTATION	4
3	NORD-20	INTERRUPT	5
4	NORD-20	CPU DATA BUSES	8
5	MULTIDE	VICE CONTROLLER (MDVC)	- 9
Appendic	es:		
1	NORD-20	SYSTEM	12
2	11 11	CYCLE ACTIONS	13
3	n n	CYCLE FLOW DIGARAM	14
4	11 11	REGISTERS & ARITHM. (BLOCK DIAGRAM)	15
5	11 11	MEMORY INTERFACING	16
6	11 11	MEMORY CONTROL TIMING	17
7	11 11	MULTI DEV.CONTR.FUNCT.DESCRIPT.	18
7 1	11 11	INPUT/OUTPUT	19
7.2	11 11	MDVC BLOCK DIAGRAM	20
7 . 3	11 11	MDVC SYMBOL DEFINITIONS	21
7 . 4	11 2 11	MDVC EQUATIONS	23
7 • 5	11 11	MDVC TIMING DIAGRAM	25
8	ш н,	SIGNAL DEFINITIONS	26
9	fi fr	CARD INTER CONNECTIONS	29
10	11 11	INSTRUCTION CODE	34
11	и и	SUB-INSTRUCTIONS	35
1.0	3 11 11	CTANDADD I/O	36

#### INTRODUCTION

This is the first edition of the NORD-20 HARDWARE MANUAL II. In order that later editions shall be as complete as possible we want you to state your wishes for further information, suggestions for changes, etc. on the preaddressed sheet for comment and evaluation in the back of this book.

Please note, when reading this book, that some of the information, that belongs together, has been separated into a chapter and one or more appendices.

Wiring lists and circuit diagrams for NORD-20 are contained in the book called NORD-20 HARDWARE MANUAL I.

~~00000~~

#### 1 GENERAL TIMING CPU

Generally an instruction is composed of several cycles.

Each cycle will consist of the time intervals T1, T2 and T3. A T4 is added after T3 during IC2 to give time to decode the new instruction. Specific cycle actions:

- IC1: Use P as address for new instruction fetch.
- IC2 : Increment P and wait for new instruction from memory.
- AC1 : Address computation cycle during memory reference instructions.
- AC2: Additional address computation cycle when required.
- ECl : Used for P→L during JPL or A→IOTD during IOT.
- EC2 : Used for argument transfer or arithmetic during memory reference instructions, IOT, shift or ARG.
- EC3: Fetch "source" cycle during SKP, ROP, REG.
- EC4: Test or arithmetic cycle during SKP, ROP, REG and BOP.

Actions during a cycle can be devided into two main phases.

During Tl and T2 the ALU is doing some kind of arithmetic and at T3 the result is normally written back into a register.

The table "Main Instruction and Cycle Actions" illustrates this by using the notation: MDB+A→A

This is an example from the ADD instruction during EC2 where Tl and T2 are found to the left of the arrow. To the right of the arrow is indicated what is done with the result during T3.

Normally T1, T2 and T3 are of equal length, but there are a few exeptions for T3.

- -a) During memory reference, CPU will be in wait state until it receives "data ready" from memory exept in ICl.
- b) During the "conditional instructions" IOT, SKP, MIN, CJP, BOP and also MIS in cycle EC2 or EC4, T3 will be "stretched" some 200 ns. This is necessary to detect the conditional result and take appropriate action before leaving the cycle.
- c) During shift T3 will be extended in EC2 until the necessary number of shifts are executed.
- d) The table "Main Instructions and Cycle Actions" uses indexing to indicate which of several possible actions is appropriate.

Example:

During IC1

2

The address computation within an instruction is executed in the cycles AC1 and AC2.

AC1 will always be entered during a memory reference instruction. However, if there is indirect addressing or double indexing (,B ,X), AC2 will be entered.

During AC1, the displacement  $\Delta$  will be added to either the R, B or X registers depending on the addressing mode. (R equals old P).

If AC2 is required, there are several possibilities:

- Indirect addressing differentiates between using the result from ACl or a possible new indirect address arriving from memory.
- 2. ,X in AC2 will differentiate between using X or Zero as the other argument.

The results from 1. and 2. are added, forming the effective address.

#### 3 NORD-20 INTERRUPT

#### General:

There exists two kinds of interrupt in the NORD-20 computer.


- a) External Interrupt (I/O)
- b) Programmed Interrupt

These are destinguished by XINT or PINT in the status register being set.

Both may occur at the same time and it must be the responsibility of software to define priority. Any instruction causing PINT to be set will not be executed, but effective address will be computed where appropriate.

Also every instruction where INT is sampled will not be executed.

#### Programmed Interrupt



The example above shows interrupt on a nonimplemented instruction which in Nord-1 code does not include address computation. (SWAP).

#### Phase 1:

The instruction is fetched and decoded. XCIN drops because of non-implements instruction and ARFIN is raised because of no need to compute address.

#### Phase 2:

On exit from Phase 1, the CPU is forced back into ICl on condition XCINo·INTo. Here INT will be set on ICl1·Tl1·CL1·PINT1, and on exit from Phase 2 INT will force ICl to be executed once more. It should be noted that the Phase 2 acts as a normal instruction fetch, but the instruction fetched will have no effect. The P register is not incremented either so, Phase 2 is dummy, and has the only purpose to sample possible interrupt and switch to Monitor mode.


#### Phase 3:

Before exit from Phase 2, MONMD is set and the next instruction fetch will be requested from the location pointed at by the P register in the Monitor block.

On exit from Phase 3. INT is reset, and processing continues in Monitor mode.

If the instruction interrupting had been a memory reference instruction, address computation would have been finished before exit from Phase 1.

This is controlled by ARFIN, which would have been raised on exit from AC1 or AC2.




This example shows how I/O interrupt is handled.

Phase 1, which in programmed interrupt will generate an interrupt condition by setting PINT, is omitted here and replaced by some external mechanism.

However, from entring Phase 2 XINT and PINT are treated exactly in the same way.

The main difference is that XINT will occur asynchronously to ICl and IC2. Because CPU omits ICl after an effective jump and goes directly to IC2, interrupt will be sampled on  ${\rm Tl}_1 \cdot {\rm CL}_1$  both in ICl and IC2.



#### 4 NORD-20 CPU DATA BUSES

- 1. CPB is a 16 bits wide data line which, depending on time, reflects the information on MDB, IOTD, STS and the BD register. CPB fans out to:
  - a) Instruction register, IR
  - b) Status register, STS
  - c) Bit skip selector, CONDB
  - d) CPB zero detector, CPBZ
  - e) Conditional jump, CONDJ
  - f) 16 general registers
  - g) Via conditional inverter to SUM.
- 2. RB contains information from either one of the 16 general registers, or if no register is selected, all zero.

RB is 16 bits wide, and only fans out to SUM.

3. NOTE.

Both CPB and RB have logic "1" low.

#### General Information:

- 1. Master Clear puts the MDVC in Reset mode.

  Now all 32 INTE (i) flip-flops are sequectially scanned from 31 to 0 and set to "0". Reset mode is cleared when passing INTE (0).
- 2. During interrupt scan, which is performed continuously when IOTE for this particular MDVC is zero, scanning starts form device number  $31_{10}$  and down. (i= $31_{10}$ ). When both DVC(i) are "1", (i) is copied into Interrupt Priority Register and INTER is set to one. Then the scan counter is reset to  $31_{10}$  restarting the scan.
- 3. If (i) becomes equal to the content of the Interrupt Priority Encoder, scanning restarts from  $\hat{\imath}=31_{10}$  and neither Inter nor Interrupt Priority Register are set.
- 4. MDVC handles 32 consequtive device numbers.

  28 are used for external devices and 29-30
  31-32 are used for internal housekeeping on MDVC.
- 5. MDVC is program compatible to Simplex Control
  160, but it also provides several other features:

Dev.no. 31: Set Interrupt Priority Register

" " 30: Read Interrupt Priority Encoder

" 29: Start real time clock

" 28: Not used

- 6. Interrupt Priority Encoder indicates the highest device no. having interrupt pending at the moment.
- 7. IOT SKA 30<sub>10</sub> skips if a device in this 32 dev. group has given interrupt.
- 8. Interrupt will be disabled from all devices corresponding to numbers less than the content of the Interrupt Priority Register.
- 9. The Real-Time Clock period will be fixed wired with selected components for times between 100 µs and 100 ms, according to wish. Probable accuracy will be less than 10% due to variations in the ambient temperature.


#### Sub-Functions:

- 1. Interrupt Enable Memory: INTE(i) Contains 32 separate interrupt enable flip-flops, one for each device number. Each can be set and reset by IOT.
- 2. Interrupt Scanner: Oscillator with 5 bits counter scanning each device number in sequence for coincident Interrupt Enable and Completion.
- 3. Device no./SCAN no. Multiplexer: Selects IOT device no. during IOT, otherwise SCAN Counter.
- 4. Device Completion Multiplexer:

  Selects the Device Completion signal specified
  by the Device no./SCAN no. Multiplexer.

- 5. Interrupt Priority Tester:

  A 5 bits Interrupt Priority Register to be set by program, and a comparator. Disables interrupt when SCAN Counter value has become equal to the Priority Register. ("Equal" state does not disable).
- 6. Interrupt Priority Encoder:5 bits Interrupt Code Register which is setequal to the SCAN Counter on interrupt detection.
- 7. IOT Instruction Handler:
  Synchronized IOT activity with the asynchronous
  SCAN and Completion activities. Replies CONN,
  IODRY, IOSKIP and resets INT appropriately.
- 8. Real Time Clock: Is started by IOT ACT  $29_{10}$ . Gives interrupt if IOT ACT PIN  $29_{10}$ .



SEPPERSON I - 2

- TO IC+

#: 58CZ, f2: 64D, D: 581AYED T3

80 + [0"] - DR -85 - 57 - 52 (5)

 $\left[ \begin{array}{c} C^{\dagger \uparrow} \\ SR \end{array} \right] \rightarrow BD$ 

+0

808 856 888

FROMICS

100

	ACI	-(AZFIN,)	ļ	AC2	
77	74 72	73	7.	72 1	73
HRF.	(8)	(R)	(80)	0	3D-3A
VSTR.	A+ 185 -80	BD-{34}	[ (MDB7)*[08]	3	(RQ, W)
	(3X)	(RO,W)9 SEE SPEC.			
	5: , B,	ARFIN, + CJR	7: 14	8: , X.	
	6: I. , B. , X,		10: 6EO.		
	9: I, + ARFIN, - 6RO.	0°			

- 33

\* TO IC!

8 8 =

10TD + 0 - 3D

0+A - BD

TOI

TB → IOTD

100	<-	CPE	BD-A	0
7	BD	ED-	200	W ED
FC2	55		- ED	CB.
	0		1	† A
1.	575+0	0	0	+ 0
FROW IC2	TZA	XX	SHA	HD
20.2	7	h	r3	5

			L
170	ıcı	۵	ER IC2 4
	T5	BD → C73	) IC4 AFT
EC4	7.2	0 + DR BD	IMIN: RETURN TO IC! AFTER ICA ACTION AT IC2 • T4
	7.1		IMINI
FROMICS		BSKP	ION IOF KOF KON

The action of no-executed instable is shown in the section of

7. 72 72 73 74 74 74 74 74 74 74 74 74 74 74 74 74	(i)	1	100	>< †	7	1-1	-	In A	E2+E2
- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		rā	[4]	1.3	iq	bl.;	10	[2]	N
11111111	72	E3	(C)	02	BD		白阳	000	20
N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		î			î	Ť	Ŷ	1	+
N 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		C	40	0	24	0	1-	()	Fq
বিবৰৰ্থ্য	1	+	+	4		4	4	4-	4
		A	1	4	4	Q.	4	4	1
	7	2.28	. >	-	- (2	SAT	AAT	SKB	A A B

- 72 5 25 5 25 5 25 5 25 5 25 5 25 5 25 5	h l
ਮੁਦ ਤਾਜ਼ੀ:	CYCLE ALTIONS
	C)

			á.
		1	1
	12	Ş	ı

C! OR ACZ	
C2 AFTER A	
TO I	
JHP	

10 152	15 2777			70 101	75 6551	4				3	T 70 1C2		
	73		ρ:	STILLY STILLY	21.42	TEST						73	70
EC2	71   72		0+4+5D	( BD - CPB		0+X+ED+C73	0+X-ED-CPB	1+X+50 +CPE	1+X+ED-CPB		£03	7! T2	0+P-5D ED
-										- 3			
170		JAP	JAN	277	JAF	JXK	JXZ	JAC	JHC	7000	בשניישים ביי	UKACA	746
		JAP	_	18D-8A JAZ	AT DRY JAF	JXK	BD -A JXZ	BD -T JPC	BD - X JAC	7.000	BD-A		JPL

STZ STA STA STT STX HIN LDA LDT LDX ADD SUB SUB

CYCLE FLOW DIAGRAM


E C 2


E C 2

EFFJ

YES

EC1






\*\*\* \*\* \*\*


MEMORY INTERFACING


- 11.5 4



M D V C

#### PUNCTIONAL DESCRIPTION






(NORD-20 INPUT/OUTPUT)

UNIT

## MULTI-DEVICE CONTROLLER (MDVC) FUNCTIONAL DESCRIPTION BLOCK DIAGRAM

- 20 -



## MULTI-DEVICE CONTROLLER (MDVC) SYMBOL DEFINITIONS

₩ 1500 H

ABOUT THE TOTAL PROPERTY.

NAME	FUNCTION
BUSY	Flip-Flop sampling selected Device Completion status.
START(i)	Signal to Device Buffer initiating operation
RESET	Mode after Master Clear to reset all INTE(i)
CONN	Response to CPU on IOT for synchronizition
IODRY	Signal to CPU telling data are ready on IOT data bus for input.
IOSKIP	Signal during IOT telling CPU to skip next instruction.
INTER	Signal interrupting current isntruction execution in CPU and start new program.
COMPL(i)	Operation on Device (i) completed.
INTE(i)	Possible interrupt enabled for device (i).
DVB(i)	Device number bit (i). Equals $IR(0,1,\cdots 4)$ during IOT and CNT $(0,1,\cdots 4)$ during SCAN.
SPIN(î)	Set INTE(i).
RSPIN(i)	Reset INTE(i).
SCAN	Interrupt scan oscillator
PRIDS(i)	Interrupt priority disable register bit (i).

NAMI	* FUNCTION
IOSCAN	Sync. signal for interference IOT-SCAN.
RSCNT	Reset SCAN counter. Sets CNT=31.
WIEN	Write interrupt enable pusle.
PRIEX	Priority exceeded. Restart scan sequence.
SINTC	Set interrupt code register pulse.
INTC	Interrupt code register.
RTC	Real time clock oscillator.
SCANZ	CNT $(0,1,2,3) = zero$ .
IOSCAND	IOSCAN delayed.
IOTE	IOT enable.
IOTC	IOT complete.
IOTD(i)	IOT data bus bit (i).
MCL	Master Clear.


## MULTI-DEVICE CONTROLLER (MDVC) EQUATIONS

NAME	FUNCTION
DVB(j)	IR(i)·IOSCAN <sub>1</sub> + CNT(i)·IOSCAN <sub>o</sub>
INTE	INTE <sub>1</sub> (i)·(CONN <sub>1</sub> + SCAN <sub>1</sub> )(0,1) + INTE <sub>1</sub> * (CONN <sub>0</sub> ·SCAN <sub>0</sub> ) <sub>0</sub>
PIN(i)	[INTE <sub>1</sub> (i)·WIEN(0,1) + SPIN(i) + PIN <sub>1</sub> (i)· RSPIN <sub>0</sub> ]·RESET <sub>0</sub>
SPIN(i)	(WIEN <sub>1</sub> · IR10 <sub>1</sub> ) <sub>1</sub> (i)
RSPIN(i)	(WIEN <sub>1</sub> ·(SNI <sub>1</sub> ·BUSY <sub>o</sub> +ACT <sub>1</sub> ·PIN <sub>o</sub> ) <sub>1</sub> (i)
BUSY	(CONN <sub>1</sub> + SCAN <sub>1</sub> )(DO,1)·COMPL <sub>1</sub> (i) + BUSY <sub>1</sub> · (CONN <sub>0</sub> ·SCAN <sub>0</sub> ·BUSY <sub>0</sub> ) <sub>0</sub>
SCAN	(MCL <sub>1</sub> + IOSCAN <sub>1</sub> + IOSCAND <sub>1</sub> ) ·SCAN <sub>o</sub> (Delayed)
PRIDS(j)	IOTD(j)·SPRIDS(0,1)
START(i)	(CONN <sub>1</sub> ·BUSY <sub>o</sub> ·ACT <sub>1</sub> ·IOTC <sub>o</sub> ) <sub>1</sub> ·(i)
INT	SINTC <sub>1</sub> ·SCAN(1,0) + INT <sub>1</sub> ·(SNI <sub>1</sub> ·WIEN <sub>1</sub> + RESET <sub>1</sub>
CONN	IOSCAND <sub>1</sub> ·IOTE <sub>1</sub>
IOSCAN	IOTE <sub>1</sub> · SCAN <sub>o</sub>
IOSCAND	IOSCAN <sub>1</sub> (Delayed ~ 100 ns)
IODRY	START (30)
IOSKIP	conn <sub>1</sub> ·(sni <sub>1</sub> ·(inte <sub>1</sub> ·Busy <sub>o</sub> ) <sub>o</sub> + ska <sub>1</sub> ·Busy <sub>o</sub> ) <sub>1</sub>


WAKU	FUNCTION
RSCHT	PRIEX <sub>1</sub> + MCL <sub>1</sub> + SINTC <sub>1</sub>
WIEN	IOTE <sub>1</sub> · LOTC <sub>1</sub> + RESET <sub>1</sub>
RESET	MCL <sub>1</sub> * RESET <sub>1</sub> · (SCANZ <sub>1</sub> · SCAN <sub>1</sub> · CNT4 <sub>0</sub> ) <sub>0</sub>
PRIEX	(CNT > PRIDS) SCAN(D 0,1) + PRIEX (PRIEX, SCAN)
SINTC	INTE 1. BUSY 0. RESET 0. PRIEX 0
INTC	CNT(j) · SINTC(D 0,1)
RTC	TIMEOSC(0,1) + RTC <sub>1</sub> START(29) <sub>o</sub>

### MULTI-DEVICE CONTROL TIMING DIAGRAM


#### INTERRUPT SCAN



#### PRIORITY TEST



#### IOT SYNCHRONIZATION



ARTENDIA A

#### BlGMSL BIFFSTIIONS

ANDOP Tells ALO to execute logical "AND".

ARFIN Address computation Finished.

AU181 Inhibits reset of PMRQ.

BA(i) Buffer Address register.

BAS BA Set pulse.

BD(i) Buffer Data register.

BDS BD Set pulse.

BDPM BD Parallel load Mode.

C Carry flip-flop.

CC(i) Cycle Counter.

CCS CC Set pulse.

CIN Carry In to arithmetic.

CL Oscillator Clock pulse.

CLSHW Clear "Shift Wait" pulse.

CLSTS Clear Status register.

CONDB Conditional Bit output true during BSKP.

CONDINST Conditional Instruction, (MIN, SKP, IOT, BOP,

CJP, MIS).

CONDJ Conditional Jump effective.

CONDLY Conditional Delay imposed by CONDINST.

CONDW Conditional Wait response on CWT.

CONN Connect signal from IOT interface.

CONND CONN: Delayed.

CPB(i) CPU internal data Bus.

CPBZ CPB equals all Zero.

CRY7/15 Carry out from arithmetic bit 7 or 15.

CRYS C Set pulse. Also used for Q and O.

DPMRQ Decoded Processor Memory Request condition.

EADR Enable CPU Address to MDB.

EBA Enable BA to MDB.

EFFJ Effective Jump condition true.

EFFJD EFFJ Delayed.

ENRSTR Enable Restricted mode. CPU will be interrupted

on attempt to execute a priviledged instruction.

(IOT, REG, ION, IOF, TRR).

IMIN Immidiate Instruction. (Finished in IC2).

INT CPU has discovered an interrupt condition.

Will be reset on entring monitor mode.

INTER IOT interface Interrupt signal,

INVH Invert input to arithmetic bit (8-15).

INVI. " " " (0-7).

Invert means use 1's complement of ALU input

from CPB.

IODRY IOT Data Ready signal from device to CPU.

IOSKIP IOT Skip signal from MDVC to CPU.

IOTC IOT Completion pulse from CPU to MDVC.

IOTD(i) IOT Data bus.

IOTE IOT Enable signal from CPU to MDVC defining

when CPU control of IOT is valid.

IONF I/O interrupt system is on flip-flop.

IOW TOT Write enables BD to IOTD.

IR(i) Instruction Register.

K

LOAD Load freezes CPU and initiates Restart and

Master Clear.

Multi link flip-flop for shift operations.

MCL Master Clear.

MDB(i) Memory Data Bus.

MONND Monitor Mode flip-flop.

MPX Multiplexerselect code for input to CPB.

MRF Memory reference instruction.

MRQ Common Memory Request signal.

Overflow (static) flip-flop.

OFLH Arithmetic Overflow indication.

OPWT Special Wait during the operations Shift or IOT.

PDRY Processor Data Ready from memory.

PDRYO1 PDRY has changed from "0" to "1" after PMRQ

was sent.

PINT Program Interrupt caused by instruction.

PMRQ Processor Memory Request.

PSMRQ Processor Set MRQ pulse.

O Dynamic overflow condition flip-flop.

RAD1 Add 1 during ROP or REG in addition to contents

of Source and Destination.

RB(i) Register block Bus.

READ Read command to memory.

RESTART Generates a MCL pulse and resets Program

counter to 0.

RMRQ Reset MRQ pulse.

RBSL(i) Register Block Select code.

RSL(i) Register Select code.

RSTR Restricted mode flip-flop.

SCZ Shift Counter equals Zero.

SCOSC Shift Oscillator pulse.

SMRQ Set MRQ pulse.

SH15 Serial input to BD(15) during Shift.

SKIPF Skip flip-flop holding skip information until

it is used by the next I-fetch.

SSTS Set Status register pulse.

SUM(i) ALU output.

SUMZ ALU output equals Zero.

T(i) Time counter output.

T4DLY Additional decoding delay imposed during T4.

WAIT Signal causing clock oscillator to Wait.

WRG Write pulse to Register block.

XCIN Executable Instruction as opposed to one

causing program interrupt.


XOROP Tells ALU to execute "exclusive or".

Z Floating point overflow indicator.


ZCPBL Force low half of CPB to Zero.


ZCPBH " high " " " "


ZRB Force RB bus to Zero.



DRAWN BY Eurl	Remarks	Replacement for	Date
APPROVED BY, E.Ø.	BLOCK INTERCONNECTIONS	Replaced by	Date
DATE 16. 2.72		Tropidood by	







1253	~1	( )	052	$g\in \mathcal{G}$	$\bigcirc$	07	00	1,	50	L	-17	(11)	Q1	$r \rightarrow i$	$\circ$
------	----	-----	-----	--------------------	------------	----	----	----	----	---	-----	------	----	-------------------	---------

Providence -			,	,		ymeanny			-	p. 1	
	000 000	SMZ	0	ø	0	0	O				
0	004 000	STA	0	0	0	0	1				
	010 000	SII	0	0	0	Į.	Q				
	014 000	STY	0	0	0	1	1				
	020 000	FREE	0	()	1	0	Ω				
1	024 000	FREE	0	()	1	0	1				15
	030 000	FREE	0	0	1	1	0		-		-
	034 000	FREE	0	0.	. 1	1	1				
	040 000	M3M	0	1	0	0	0				
2	044 000	LDA	0	1	0	0	1	XIB	Dis	placem	ent
hus _	050 000	LDJ:	0	1	0	1	0			Δ	
	054 000	LDX	0	1	_0	1	1				
	060 000	ADD	0	1	1	0	0				
3	064 000	SUB	0	1,	1	0	1				
	070 000	AND	0	1	1	1	0				
	074 000	ORA	0	1	1	1	l		****		
	100 000	FREE	]	0	0	0	_0				
4	104 000	FREE	1	0	_0	C	1				
<u>-</u>	110 000	FREE	1	0	0	1	0				
	114 000	FREE	1	0	0	1	1				
	120 000	FREE	1	0	1	0	0				9
5	124 000	ЈМР	1	0	1.	0	_1				
	130 000	CJP	1	0	1	1	0	Sub in			
	134 000	JPL.	1	_0	1	1	]				
	140 000	SKP	_1	1.	_0	_0	_0	RAD NOT ADC GRE		S	D
6	144 000	ROP x)	1	1	0	_0	1	RAD ADC AD1	G G	2	D
	150 000	MIS x)	1	1	0	1	0	Sub i	nst	ructio	nś
	154 000	SHT x)	1	1	0	1	1	ZIN ROT SHA	R R	ight c	ount
	160 000	IOT	_1	1	1	_0	_0			ice nu	mber
7	164 000	REG	1	1	_1	0	1	RAD SM AD1	CL CH	S	D
'	170 000	ARG	1	1	1	1	0	Sub in.	A	rgumen	t
1 1	174 000	вор х)	1	1	1	]	1	Sub in.	В	it no.	D

x)
Partially implemented
NORD-1 instructions

100 000 40 000 20 000 10 000 2 000 1 000 100 40 200 100 40 40 40 40 40 100 100 MIS:

#### MORA-20 SUB-INSTRUCTIONS

MON - 153000

```
MOF
             - 153000
       TRA STS - 150001
       TRR STS - 150101
       TRR MPR - 150103
               - 150500
       ION
       IOF
               - 150400
               \sim 153400 + No. (0-377)
       CWT
               - 164000
REG:
       REG
               - 001000
       SM
               - 000000
       SU
       RAD, AD1, CM1, CLD, S, D: SEE ROP
              0 - IONF - Interrupt enable
STS:
       Bit
              1 - INTER - I/O Interrupt line
              2 - K
                       - ONE BIT ACCUMULATOR
                       - Floating point overflow ) 1
              3 - Z
              4 - Q
                        - Dynamic overflow
              5 - 0
                        - Static overflow
        11
                        - Carry indicator
              6 - C
                       - Multishift link
        H
              7 - M
                       - Inter. level indicator ) <sup>1</sup>
        11
           8-11 - PIL
             12 - PINT - Program interrupt flag
        11
             13 - MPRU - Mem. Prot. violation flag
             14 - RSTR - Restricted mode
             15 - PROTON- Mem. Prot. system on
```

<sup>)</sup> Dummy flip-flops, may be set or read by TRR OR TRA STS

T	G	NAME	h		Т	G	NAME	P
		+5V			31	W	IOTD14	В
2		GROUND			32	W	MDB14	1
3	W	IOTDO	В		33	H	IOTD15	В
4	M	MDBO	1		34	W	MDB15	1
5	W	IOTDL	В		35		JRO	1
6	W	MDBI	1		36		JR1	]
7	Ţ <sub>ń</sub> /	IOTD2	В		37		JR 2.	1
8	W	MDB2	]		38		JR3	1
9	P <sub>1</sub>	IOTD3	В		39		JR4	1
10	W	MDB3	1		40		JR5	1
11	W	10TD4	В		41		JR6	1
12	-W	MDB4	1		42		JR7	î
13	W	IOTD5	В		43	W	IODRY	0
14	W	MDB5	1		44	W	RMRQ	0
1.5	W	IOTD6	В		45	G	DCX3	0
1.6	W	MDB6	1		46		IBREAK	()
17	W	IOTD7	В		47	G	DCX2	0
1.8	M	MDB7	1		48	G	OBREAK	0
19	W	IOTD8	В	4 00 0	49	G	DCX1	0
20	M	MDB8	1		50	W	READ	1
21	M	IOTD9	В		51	G	DCXO	0
22	W	MDB9	1		52	W	SMRQ	0
23	W	IOTD10	В		53		STARTX	0
24	K	MDB10	I		54		DRY	0
2.5	W	IOTD11	В		5.5	M	CONDW	0
26	W	MDB11	1		56	M	LOAD	()
27	W	IOTD12	В		57		CWT	0
28	W	MDB12	1		58		MCL	0
29	W	IOTD13	В	1 4	59		+5V	
30	W	MDB13	1		60		GROUND	


T: Terminal no. on BURNDY PLUG

G: W= Wired-or line, G= Output

P: Polarity B= 1 for output 0 for input

AKS WATESIGERALA. LEGETMONISTE

T/ 2411 T. R.




DCX: Device-completion flag, ready signal to "MDVC". No STARTX will be sent from MDVC if DCX is off.

STARTX: General start signal to the four device numbers in one position. The special start must be decoded from IRO and IR1 and strobed by STARTX. STARTX.DVN(0,1) usually sets DCX off.

COMPL: Operation completed (i.e. Dev.Ready) from device. Usually sets DCX on.

IODRY: I/O Data Ready from dev. must be present within 200 ns after STARTX and must be off when STARTX is off.

DRAWN BY I	B/em1 Remarks	THE STATE OF THE S	Replacement for	Date
APPROVED BY			Replaced by	Date
DATE -3/3/	7 2			PUP STEEDING MONEY AND TO THE



DEV.

МО.О

GPIII

Charles 15th

DEV.

DEV. CONTROLLER

GROUP 1)

NO.32

DEV.

NO.63

Figure 1.1
INPUT/OUTPUT BLOCK DIAGRAM

DEV CONTROLLER

(GROUP 0)

DEV.

IOT CONTROL

NO.31





Figure 1.2
NORD-20 STANDARD I/O GROUP

DRAWN BY IB/eml	Remarks	Replacement for	Date
APPROVED BY		Replaced by	Date
DATE 2/3/72			AND AND DESCRIPTION OF THE PARTY OF THE PART



#### ABSOLUTE RATINGS:

- The "IOTD-BUS" and IODRY must be driven from a 30-fan-out wired-or gate. Ex.: SN 7438.
- The buffer(s) should not load the bus with more than two standard loads.
- MCL and all IR-bits should not be loaded with more than one standard load.
  All these requirements are relevant for one I/O-Bus position.
- Data direct from IOTD to cable must be buffered and enabled by START(N).
- NB: For devices with no response delay, the DCX may be grounded.
  - For devices with response faster than (1-2)μs, the start to the device must be sent after the end of STARTX if the standard DCX flip-flop is used.

DRAWN BY IB/eml	Remarks	Replacement for	Date
APPROVED BY		Replaced by	Date
DATE 3/3/72		Hopiacou by	2410

