Error Correction Control (ECC) Disk Controller

NORSK DATA A.S



Scanned by Jonny Oddene for Sintran Data © 2010



Error Correction Control (ECC) Disk Controller

REVISION RECORD			
Revision	Notes		
10/78	ORIGINAL PRINTING		
06/79	Revision A The following pages have been updated: 1-2 2-3 2-4 5-1 5-2 5-3 5-4 5-5 B-1 N-1 N-2		
101011			

ERROR CORRECTION CONTROL (ECC) DISK CONTROLLER Publication No. ND-11.013.01



NORSK DATA A.S Postboks 4, Lindeberg gård Oslo 10, Norway

•

COMMENTS, ERROR REPORTS AND REQUESTS

The reader's comment form at the back of this manual invites the reader's evaluation of the manual. Both general and detailed comments are welcome.

The software system field report form issued by Norsk Data may be used to report errors in documentation.

These forms, together with all other types of inquiry and requests for documentation should be addressed to:

Documentation Department Norsk Data A.S. Postboks 4, Lindeberg gård Oslo 10, Norway

De.

Scanned by Jonny Oddene for Sintran Data © 2010

.

11

TABLE OF CONTENTS

+ + +

2

۷

Section:		Page:
1	ECC DISK CONTROLLER GENERAL DESCRIPTON	1-1
2	ADDRESSING CONCEPT	2-1
2.1	Defining the Unit Number	2-2
2.1.1	Unit Selection	2-3
2.2	Addressing on Disk Pack	2-3
2.2.1 2.2.2 2.2.3	Surface (Head Selection) Cylinder Selection Sector Selection	24 25 25
3	SECTOR FORMAT	3-1
3.1 3.2	The Phases The Clock Counter	3—1 3—2
4	THE INTERFACE SIGNALS	4-1
4.1	Signal Explanation	4-2
4.1.1	Bus Bit Usage	4-3
4.1.1.1	Tag Timing	4-4
4.1.2 4.1.3	The Remaining A Cable Lines The B Cable Lines	4-5 4-6
5	ERROR CORRECTION CODE	5-1
5.1	General About ECC	5—1
5.1.1	Features of the ECC Polynomial	5-2
5.2 5.3	Data Error (Status Bit 9) Analyzing the Data Error (Status Bit 9)	5-3 5-3
5.3.1	Run ECC Operation – M8	5-4
5.4	The Reliability of Error Correction Control (ECC)	56
5.4.1 5.4.2 5.4.3	The Parity Tree Checking the Parity Tree A Complete Check of the Detection and Correction	5—6 5—7
	Capability of the ECC	58

ND-11.013.01

Section:		Page:
6	CONTROLLER FUNCTIONS ILLUSTRATED BY TIMING DIAGRAMS	6—1
7	INTERRUPT GENERATION AND HANDLING	7—1
7.1 7.2	Error Interrupts End of Operation Interrupt	7—1 7—1
7.2.1 7.2.2 7.2.3	Normal End of Operation (BCOMPL) Forced Clear (CLEAR) Abnormal End of Operation (BRBUSY)	7—2 7—2 7—3
8	DEBUGGING GUIDE	8—1
8.1 8.2 8.3	Check the Operation of the IOX Instructons Check Data Channel Checking the Operation of the Disk Controller (Test Mode)	8—1 8—2 8—3
8.3.1	ECC Test Loop	8-4
8.4	Connecting a Disk Drive	8-5
9	LOGIC BOARDS - SHORT DESCRIPTION	9-1
9.1 9.2 9.3 9.4 9.5 9.6 9.7 9.8 9.9 9.10	1013 - Device Registers (POS 32) $1134 - ECC Control (POS 31)$ $1092 - Bufferred DMA (POS 30)$ $1133 - ECC Polynomials (POS 29)$ $1135 - SMD Timing (POS 28)$ $1077 - SMD Control (POS 27)$ $1078 - SMD Receive (POS 26)$ $1154 - SMD Transmit (POS 25)$ $1156 - Unit Control (POS 24)$ $1155 - Bus Control$	9-1 9-2 9-5 9-6 9-6 9-7 9-8 9-9
Appendix:		
А	LOGIC DIAGRAMS	A-1
В	CONTROLLER PCB LAYOUT	B1
с	SIGNAL DEFINITION LIST	C-1
D	1155 — PCB SWITCHES AND JUMPERS	D-1
E	SMD SECTOR SWITCH SETTING	E 1
F	PCB POWER REQUIREMENT	F—1
	ND-11.013.01	

•

•

Appendix:		Page:
G	TRACK/SECTOR FORMAT	G-1
н	ECC DISK CONTROLLER BACKWIRING	H-1
I	CONNECTOR LISTS	I—1
J	A THEORETICAL INTRODUCTION TO ERROR CORRECTING CODES (ECC)	J—1
J.1 J.2 J.3 J.4 J.5	Introduction Linear, Cyclic Codes for Burst Error Correction Specific Polynomials Correction and Detection Capabilities Summary	J−1 J−2 J−7 J−11 J−18
к	TEST PROGRAMS	K-1
K.1 K.2 K.3 K.4	PASCAN Test Program — 2226 SUPER-RAND Test Program — 2222 ECC Test Program — 2224 BIGFUNC Test Program — 1824	K-1 K-2 K-2 K-3
L	SINTRAN III – SMD DISK DRIVER ROUTINE	L—1
м	DISK SPECIFICATIONS	M—1
N	ECC DISK CONTROLLER PROGRAMMING SPECIFICATIONS	N-1
N.1 N.2	Disk Device Register Address Disk Format	N—1 N—2
N.2.1	Disk Address	N2
N.3	Control Word	N-2
N.3.1 N.3.2 N.3.3 N.3.4	Control Word Content Select Unit Marginal Recovery Cycle Device Operation	N-2 N-3 N-3 N-3
N.4 N.5 N.6 N.7 N.8	Read Seek Condition Read Status ECC Count Register (ECR) ECC Pattern Register (EPR) ECC Control	N-5 N-6 N-6 N-7

ND-11.013.01

85

Scanned by Jonny Oddene for Sintran Data © 2010

•

ECC DISK CONTROLLER – GENERAL DESCRIPTION

The ND558 ECC disk controller can handle from 1 to 4 disk units. The disk units can be ND574 (288 Mbytes disk unit), ND572 (75 Mbytes disk unit) or ND576 (37 Mbytes disk unit).

Any mixture of the above units can also be connected to the same controller.

ECC (Error Correction Control) is standard. ECC implies, for this controller, that all error bursts of up to 11 bits are detected and corrected.

All error bursts of up to 34 bits are detected but not corrected.

1

The controller converts the DMA data flow (data to/from memory) to a serial bit stream (to/from the selected unit).

A 64 word FIFO (temporary storage) located in the controller allows the data path band width to be exceeded for short intervals. Data flow for read and write is illustrated in Figures 1.1 and 1.2 respectively.

The ECC disk controller is located in the I/O system (Input/Output system) and occupies 9 to 12 I/O card slots which correspond to 1 to 4 units connected (respectively). Refer also to Appendix B.

For details regarding the disk units refer to Appendix M.









ND-11.013.01 Revision A

Scanned by Jonny Oddene for Sintran Data © 2010

2 ADDRESSING CONCEPT

6.81

Figure 2.1 shows the controller/units interconnection. As already mentioned, a disk system may consist of from 1 to 4 units connected to the same controller.

As illustrated in Figure 2.1, each unit is connected to the controller via two cables. The A cable is daisy-chained through all units and terminated at the end. Only one unit (the selected unit) can communicate with the controller at the same time. There is one B cable for each unit.





2.1 *DEFINING THE UNIT NUMBER*

On the front panel of the unit, a numbered unit select plug defines the unit number. (Each unit is shipped with a plastic bag containing 16 unit select plugs.) On the corresponding "1156 SMD UNIT CONTROL" card (connected via the B cable) in the controller, the unit define switches must be set to the corresponding value (location 9D). Refer to Figure 2.2 for switch setting.

It is imporatnt that the setting of unit number on the unit (plastic plug) and the controller (corresponding 1156 card) are equal.

Example: Illustration shows unit 0 setting on the 1156 board.



Switch No.	20	2 ¹	2 ²	0	Value
Unit No.	► 1	2	3	4	
o	ON	ON	ON	ON	
1	OFF	ON	ON	ON	
2	ON	OFF	ON	OFF	
3	OFF	OFF	ON		

Figure 2.2: Unit Number Definition

UNIT DEFINE TABLE

ND-11.013.01

Scanned by Jonny Oddene for Sintran Data © 2010

2.1.1 Unit Selection

Bits 7 - 9 in the control word specifies the unit number that the CPU wants to access. The binary value for the unit number is transmitted on the A cable, on the unit select lines, and compared with the select plugs. The unit in which the unit codes match will be selected.

2.2 ADDRESSING ON DISK PACK

Once the unit is selected, a specified block of data on a disk pack can be pointed out by the block address. The block address is held by two registers in the interface; block address register I and block address register II. (Refer to Programming Specifications, Appendix N.)

The block address is logically divided into 3 fields:

- the surface (head) selection
- the track selection
- the sector selection

Figure 2.3 illustrates the block address format.

CWR bit 15 = 1	CWR bit 15 = 0		
15	0 15	87	9
Cylinder	Surfa ce (head) Sector	
Block Address Register II	Block Address	Register I	
	5		

Figure 2.3: Block Address Format

2--3

2.2.1 Surface (Head Selection)

- The 288 Mbytes disk has 19 (0 18) recording surfaces (heads) and one prerecorded servo surface.
- The 38/75 Mbytes disk has 5 (0 4) recording surfaces (heads) and one prerecorded servo surface.

The servo head is always selected and always reading. The information from the servo surface serves a number of purposes in the unit. Figure 2.4 shows a 38/75 Mbytes disk pack and a 288 Mbytes disk pack.





Figure 2.4: 38/75 and 288 Mbytes Disk Packs

ND-11.013.01 Revision A

Scanned by Jonny Oddene for Sintran Data © 2010

2.2.2 Cylinder Selection

10

When control word bit 2 is activated, the content of block address register II (cylinder number) is tranferred to the servo system in the selected unit. Logic in the unit will calculate the difference between the current cylinder and the new one. The difference and direction will command the servo to seek to the new cylinder.

- The 38 Mbytes disk has 411 cylinders
- The 75/288 Mbytes disk has 823 cylinders.

Refer also to Figure 2.5.



Figure 2.5: Tracks and Selectors

2.2.3 Sector Selection

The number of sectors accepted by the controller is 18 and applies for 38/75 and 288 Mbytes disk units.

The sector number is held by the lower byte of block address register I (refer to Figure 2.3).

On 1156 (SMD unit control) when the sector counter (syncronized to the sectors on the disk pack) matches the sector part of the block address, a read/write operation can take place.

NOTE! On the unit the sector number is defined by switches. Refer to Appendix E for details.

Scanned by Jonny Oddene for Sintran Data © 2010

1744

3 SECTOR FORMAT

As previously stated, the disk pack is divided into 18 sectors. Each sector is again divided into subfields referred to as phases. Appendix G gives a summary of the phases, etc.

3.1 *THE PHASES*

On the 1135 (SMD Timing) board, a bit counter and a phase generator are located. A sector is divided into 8 phases.

Phase 1:

This phase consists of 232 0's ending with 8 1's. The purpose of this phase is:

- to compensate for sidewise mechanical skew between the read/write heads with respect to the servo head.
- to compensate for read circuits set up time.
- to allow the data/clock separation circuits phase lock oscillator to syncronize and lock.

This phase is written during the formatting process.

Phase 2:

During formatting the block address is written onto the disk pack. Refer to Figure 2.3 for format.

Phase 3:

The block address written onto the disk in phase 2 during formatting is at the same time generating a 56 bit error correction code (ECC) which is written onto the disk in phase 3 during formatting. For more details regarding the ECC code, see Chapter 5 and Appendix J.

Phase 4:

This phase is identifical to phase 1. The purpose is to resyncronize the phase lock oscillator in the data/clock separation circuits.

Phase 4 is first written during the formatting process, but will be rewritten for each normal write operation on the sector in question.

Phase 5:

Phase 5 represents the data capasity for the sector and is equal to 512 16 bit words (1/2 K words). This data is taken from memory over a DMA channel during a write operation and reverse for a read operation.

Phase 6:

When the data is written onto the disk in phase 6 an error correction code (ECC) is generated. This code will then be written onto the disk in phase 6. Refer to Chapter 5 and Appendix J for further details.

Phase 7:

This phase consists of 8 1's indicating end of sector.

Phase 8:

This phase consists of 0's and the purpose is to compensate for sidewise mechanical skew between the read/write heads with respect to the servo head.

3.2 THE CLOCK COUNTER

The clock counter is also located on the 1135 (SMD timing) board. The clock counter, working as an input to the phase generator which again resets the clock counter at termination of each phase.

The clock pulses, which are counted, derive either from the write clock, read clock or an internal clock oscillator used in test mode.

The circuits which perform the clock selection are located on the 1078 (SMD receiver) module.

THE INTERFACE SIGNALS

4

For the following discussion refer to Appendix B and Figure 2.1.

In this chapter, the signals between the unit and the controller will be listed and explained. As depicted in Figure 2.1, the signals are transferred over two cables, the A and B cables.

In order to exchange signals between the controller and a unit over the A cable, the unit must be selected. Refer to Chapter 2.

On the B cable, however, the signal exchange takes place without unit selection.

Figure 4.1 lists the interface signals on the A and B cables and the corresponding cards in the controller.



* One 1156 and one B cable per unit, maximum 4.

Figure 4.1: The Interface Lines

4.1 SIGNAL EXPLANATION

This section is divided into 3 parts:

- bus bit usage
 the remaining A cable lines
 the B cable lines

.

4.1.1 BUS BIT USAGE

The bus bits 0 - 9 are used for 3 purposes defined by the tag 1, tag 2 or tag 3 line.

1. Tag 1 line activated.

Refer to Figure 2.3. The cylinder address taken from the lower part of block address register II is transferred over the bus bits and strobed into the cylinder address register in the selected unit.

2. Tag 2 line activated.

Refer to Figure 2.3. The head select bits taken from the upper byte of block address register I is transferred over the bus bits and strobed into the head select register in the selected unit.

3. Tag 3 line activated.

When tag 3 is activated, the various functions as given in the table below is sent from the controller to the selected unit.

Bus Bits:	Function:
0	Write Gate. Enable write drivers.
1	Read Gate. Enable the read circuits and data/clock separator circuits in the drive.
2	Servo Offset Plus. Offsets the actuator (heads) from the center of a track position towards the spindle.
3	Servo Offset Minus. Offsets the actuator (heads) from the center of a track position away from the spindle.
4	Fault Clear. Pulse sent to the drive to clear the fault summary latch.
5	Address Mark Enable (not used).
6	Return to Zero Seek (RTZ). Pulse sent to drive causing the actuator to seek back to track zero.
7	Data Strobe Early. Enable the data/clock separator (phased locked oscillator — PL0) to strobe the data at a time earlier than optimum.
8	Data Strobe Late. Enables the data/clock separator (phased locked oscillator - PL0) to strobe the data at a time later than optimum.
9	Not used.

4.1.1.1 Tag Timing

On the 1154 (SMD transmitter) the tag timing generator is located. For every function that should be performed on the disk tag 1, 2 and 3 will be issued in the listed sequence.

.10µ s MS₁ Master start CWR bit 2 STRC1 Tag timing clock S11 S21 S31 S41 Tag timing counter output S51 S61 S71 S81 CYCLE1 . Γ Enable cylinder number onto bit bus TAGI Strobe cylinder number into unit Enable head number onto bit bus HEADE1 -TAG21 Strobe head number into unit Enable function onto bit bus TAG31 On Cylinder1

For more details refer to Figure 4.2.

Figure 4.2: Tag Timing

4.1.2 The Remaining A Cable Lines

Open Cable Detect

Inhibits unit selection and any unwanted command such as Write Gate when "A" cable is disconnected or controller power is lost.

Unit Select lines 20 - 23

Used to select the drive. The binary code on these lines must match the code of the drive logical address plug for the drive to be selected. These lines are used in conjunction with the unit select tag (refer to Unit Selection).

Unit Select Tag

Starts unit select sequence (refer to discussion on Unit Selection) and is used in conjunction with Unit Select lines $2_0 - 2_3$.

Fault

Indicates that one or more of these faults exist: DC power fault, head select fault, write fault, write or read while off cylinder, and Write Gate during a read operation (refer to Fault and Error Detection).

Seek Error

Indicates that the unit was unable to complete a move within 500 ms, or that carriage has moved to a position outside the recording field. A seek error interrupt also occurs if an address greater than track 822 (410) has been selected. Refer to Seek Functions for more information.

On Cylinder

Indicates drive has positioned the heads over a track (refer to Seek Functions).

Unit Ready

Indicates that drive is selected, up to speed, heads are loaded and no fault exists.

4.1.3 The B Cable Lines

Write Data

Carries NRZ data to be recorded on disk pack.

Write Clock

Synchronized to NRZ Write Data, it is a return of the Servo Clock. This signal is transmitted continuously.

Servo Clock

9.677 MHz clock signals derived from servo track dibits (refer to Machine Clock).

Read Data

Carries NRZ data recovered from disk pack (refer to discussions on Read/Write functions).

Read Clock

Clock signals derived from NRZ read data (refer to discussion on Read/Write functions).

Seek End

Seek End is a combination of ON CYL or SEEK ERROR indicating that a seek operation has terminated. If an address greater than 822 (410 on BJ4A1) cylinders has been selected there will be no change in Seek End status (refer to Seek Functions).

Unit Selected

Indicates that the drive is selected. This line must be active before drive will respond to any commands from the controller.

Index

Occurs once per revolution of disk pack and its leading edge is considered leading edge of sector zero.

Sector

Derived from servo surface of disk pack, this signal can occur any number of times per revolution of the disk pack. The number of sector pulses occurring depends on setting of switches on the card in position A06 in logic chassis. Refer to Appendix E for Switch Setting.

Scanned by Jonny Oddene for Sintran Data © 2010

5 ERROR CORRECTION CODE

For the following discussion refer to "Track/Sector Format", Appendix G and Chapter 3 where the sector phases are briefly explained.

5 - 1

The theoretical discussion of "Error Correcting Codes" (ECC) is given in Appendix J. From that discussion it is found that a 56 bit "Error Correcting Code" is decided on for use in the ECC disk controller.

5.1 *GENERAL ABOUT ECC*

For this discussion, refer to Figures 1.1 and 1.2. The ECC polynomial register is a shift register with several inputs, several feedbacks and one output. It is the main clock in the controller (read, write or test clock) that perform the shifts. At the same time as the address is shifted out to the disk in phase 2 during formatting, the address appears at the input of the ECC polynomial. The feedback circuits are enabled and at the end of phase 2, a 56 bit polynomial is generated.

In phase 3, the input and feedback is blocked and the content will be shifted out onto the disk.

The exact same sequence takes place during a normal write operation in phase 5 and 6, respectively. The difference, however, is the length of phase 2 and 5.

During the read operation, both address and the ECC code read from disk are shifted into the ECC polynomial register. The feedback circuits are enabled during phase 2 and 3. If the address and the ECC code now read are the same as previously written, the content of the ECC polynomial register shall be equal to zero at the end of phase 3.

The same thing takes place when reading in phase 5 and 6.

5.1.1 *Features of the ECC Polynomial*

Errors that occur to the data on the disk, often caused by bad spots, show up as error bursts. The length of the error burst is normally a few bits long.

The burst length is defined as the number of bits from the first to the last failing bit. If, for example, the first and the last bits on a sector are wrong, we regard this as one error burst of 8192 bits in length. Thus, only one error burst is possible per sector.

It is desirable that we are able to detect and correct error burst as long as possible.

As already mentioned, the ECC polynomial is generated in a 56 bit special purpose shift register according to the formula:

$$\begin{array}{l} G \hspace{0.2cm} (X) \\ = \hspace{0.2cm} X_{56} \hspace{0.2cm} + \hspace{0.2cm} X_{55} \hspace{0.2cm} + \hspace{0.2cm} X_{49} \hspace{0.2cm} + \hspace{0.2cm} X_{41} \hspace{0.2cm} + \hspace{0.2cm} X_{39} \hspace{0.2cm} + \hspace{0.2cm} X_{38} \hspace{0.2cm} + \hspace{0.2cm} X_{37} \hspace{0.2cm} + \hspace{0.2cm} X_{36} \hspace{0.2cm} + \hspace{0.2cm} X_{31} \hspace{0.2cm} + \hspace{0.2cm} X_{22} \hspace{0.2cm} + \hspace{0.2cm} X_{11} \hspace{0.2cm} + \hspace{0.2cm} X_{21} \hspace{0.2cm} + \hspace{0.2cm} X_{11} \hspace{0.2cm} + \hspace{0.2cm} X_{21} \hspace{0.2$$

The ECC polynomial is logically divided into two parts, one LO and one HI portion as indicated in Figure 5.1. With this polynomial it is possible with 100 % reliability, to detect error burst of up to 34 bits and to correct error burst of up to 11 bits. As the length of error bursts exceeds 34 bits, the chance of detecting them reduces slightly. (Additional information in Appendix J.)

It is to be noticed that the polynomial is not generated in the same fashion during read and write. During read a fixed multiplier is inserted so that the period of the polynomial is equal to the length of PH5 + PH6 = 8192 + 56 = 8248. Therefore, where running the ECC operation (M8), explained later, the shift count directly represents the displacement of the error burst. Refer to Figure 5.2.

The period of the polynomial can be found by inserting a bit pattern then close the input and enable the feedbacks, and apply shift pulses until the original bit patterns appear again. The number of shift pulses is then the period of the polynomial.



Figure 5.1: ECC Polynomial – LO/HI

5.2 DATA ERROR (STATUS BIT 9)

If the address/data read in phase 2/5 is not identical to the data previously written, the ECC polynomial will be nonzero at the beginning of phase 4/7. This is interpreted as Data Error and status bit 9 sets. If interrupt is enabled, an interrupt is generated to the CPU. The ECC polynomial circuits and zero detector are located on 1133 (ECC polynomials).

It is, however, of great importance to know whether the Data Error (status bit 9) means bad address (PH2) or bad data (PH5). If Data Error (status 9) is detected on the address (PH2), bit 15 of the Read Seek Condition register will also set. Refer to Programming Specifications, Appendix N.

5.3 ANALYZING THE DATA ERROR (STATUS BIT 9)

The status bit 9 will cause an interrupt and the system will initiate an M8 operation. (This operation is new for this controller.) After termination of the M8, the driver checks if the error has occurred in the sector address or in the data. If bit 15 in Read Seek Condition Register (SCR) is set, the controller shows that the error has occurred in phase 2, sector address. The driver decides that this is a non-correctable error. On the other hand, if SCR bit 15 is not set, the error is in the data field and the ECC polynomial has to be analyzed.

5.3.1 Run ECC Operation, Error is Correctable

The M8 operation is initiated to analyze the data error. This operation starts in phase 4 or phase 7. This is a shift operation where the input to the ECC polynomial is closed but the feedbacks are open. The controller clock (CL) is used as shift clock.

An ECC Count Register (ECR) keeps track of the number of shifts while the zero detector circuits look at the HI portion of the ECC polynomial.

When the HI portion is equal to zero, the operation is terminated and interrupt is generated. The content of ECR will point at the last error bit in the data and the content of the LO portion represents the error bits. (LO content is the exclusive OR representation of the actual and expected data.)

5.3.2 The Error is not Correctable

The number of shifts is for the data field maximum 8192 + 56 (ECC) = 8248.

If the number of shifts reaches this value without HI-protion equal zero, the error burst is more than 11 bits long. The error is then not correctable, RSC bit 13 is equal zero and interrupt is generated.

5.3.3 The Error is in the Error Correction Code

If the M8 operation is terminated with an ECR (ECC Count Register) value between 8203 and 8248 (max. count), the data error has occurred in the ECC itself. The data correction is then not required.



Figure 5.2: Error Detection/ Data Correction

ND-11.013.01 Revision A

5.3.4 Data Correction (Figure 5.2)

The data read in phase 5 is stored as one block in memory. The Error Pattern Register (EPR) holds the LO-portion of the polynomial and the Error Count Register (ECR) points at the rightmost position of the error burst. With this information the driver routine can easily perform the data correction using an exclusive OR function.

ND-11.013.01 Revision A

Scanned by Jonny Oddene for Sintran Data © 2010

5.4 THE RELIABILITY OF ERROR CORRECTION CONTROL (ECC)

The ECC gives a good reliability for the data stored on the disk. It is therefore of importance to be sure of proper operation of the hardware circuits involved.

5.4.1 The Parity Tree

For the following discussion refer to Figure 5.3.

At the same time as data is shifted into the ECC polynomial shift regsiter, the 1's will toggle a flip-flop at the input. Experience shows that the number of ones in the ECC polynomial, including the state of the toggle flip-flop, is always an even number. This is true during the entire shift operation of the ECC register.

A parity tree is therefore employed to monitor the operation of the ECC polynomial. If the ECC polynomial is malfunctioning, status bit 7 (ECC parity error) will set. Bit 14 of the Read Seek Condition will also set to report this error.

5.4.2 *Checking the Parity Tree*

Refer to Figure 5.3.

It is also possible to check the parity tree for proper operations. This is done by forcing a 1 into 7 of the 8 parity generators. If all the 7 parity generators are functioning properly, status bit 7 and Read Seek Condition bit 14 will be set. However, if an even number of parity generators are not functioning it will not be detected by this test. The test bit is set by the ECC control register bit 1.



The parity circuits constantly check the ECC polynomial circuits for proper operations. The TST bit checks the parity threes for proper operation.

Figure 5.3: ECC Polynomial Check Circuits

5.4.3 A Complete Check of the Detection and Correction Capability of the ECC

This check is performed by using the ECC control register bit 2, the "long" bit. (Refer to Figure 5.4.)

When performing a read operation (M0) with the "long" bit set, phase 5 will be extended with 64 bits so that PH5 long = PH5 + PH6 + PH7. It is thus possible to read PH5 + PH6 + PH7 as data and store it in memory. Under program control it is now possible to introduce a known failure to the data. Then a write operation is performed with the long bit set. The data with the introduced error but correct ECC is written onto the disk. Then a normal read operation is performed. During this operation Data Error should be reported through status register bit 9. An M8 operation can then be initiated and at completion the Read Seek Condition register bit 13 (ECC correctable) will indicate if the error is correctable or not. The ECC Count Register (ECR) will hold the displacement of the error (refer to Figure 5.2) and the ECC Pattern Register (EPR) will hold the ERROR.

This operation gives a complete check of the data paths and the disk controller.

Finally, the ECC polynomial must be cleared by a ECC control bit 0 (reset ECC).



Figure 5.4: Read/Write Long

CONTROLLER FUNCTIONS ILLUSTRATED BY TIMING DIAGRAMS

In this chapter, a few timing diagrams are presented. Each line is labeled with the board number on which they are generated or used.

The timing diagrams do not describe the complete functions, but might be helpful when studying the logic diagrams.

The following diagrams appear:

6

Figure 6.1: Control Timing Figure 6.2: Read Sync Byte Figure 6.3: Read Address Figure 6.4: Read Data Figure 6.5: Write Sync Byte and Address Figure 6.6: Write Data Figure 6.7: Compare Mode Figure 6.8: Tag Timing Figure 6.9: Read from Disk Figure 6.10: Write to Disk








6–5



6--6







6-8





ND-11.013.01



6-10

1981.20

į,



INTERRUPT GENERATION AND HANDLING

For the following discussion refer to Programming Specifications in Appendix N.

The ECC disk controller is wired to interrupt level 11. The various sources for interrupt will be discussed here.

The interrupt sources can be divided into two groups: (Refer to Figure 7.1.)

Error interrupts

7

End of operation interrupts

Error interrupt is enabled by control word bit 1 and End of Operation interrupt is enabled by control word bit 0.

7.1 ERROR INTERRUPTS

Error interrupt will occur when status bit 4 is forced on. Status bit 4 is inclusive OR of status bits 5, 6, 7, 8, 9, 10, 11, 12 and 13.

7.2 END OF OPERATION INTERRUPT

End of operation interrupt is generated when the BUSY latch is reset. The Busy latch will be reset in one of the following three ways:

- normal end of specified operation (BCOMPL)
- forced clear (CLEAR)
- abnormal end of operation (BRBUSY)

7–1

7.2.1 Normal End of Operation (BCOMPL)

There are five different ways of generating Normal End of Operation (BCOMPL). Refer to 1077 (SMD Control) gate 17A.

1. Word counter has reached zero during a read or write operation (M_0, M_1, M_2, M_3)

(PH8 · RA ·WCZ)

2. On cylinder is reached upon an initiate seek command

(M4 · ON Cyl)

3. Completion of formatting one track.

(WF · WCZ · SEC)

 On cylinder on track 0 is reached upon completing a Return to Zero command.

(RTZ · ON Cyl)

5. Seek completion search positive

(M6 · SEEKC)

7.2.2 Forced Clear (CLEAR)

There are two ways of forcing the busy latch to reset state and thus generate an interrupt.

- 1. Master clear from the front panel of the CPU (MC).
- Programmed master clear, i.e., control word bit 4 (device clear) (MDB4 · CW)

1.96

7.2.3 Abnormal End of Operation (BRBUSY)

This condition corresponds to status bit 12 (refer to 1078 - SMD receiver - gate 18D).

There are five conditions that can set status bit 12 and thus interrupt.

- 1. Loss of Ready (SB13) condition from the selected unit during an operation.
- 2. Address mismatch (SB8) occurs when not formatting.
- 3. Fault line (SB7) from the selected unit is activated during an operation.
- 4. Illegal load (SB5) while controller is Busy.
- 5. Time out (SB6).



Figure 7.1: Interrupt Generation

7-4

8 DEBUGGING GUIDE

The normal procedure for checking out the ECC disk controller should be:

- 1. Check the operation of the IOX instructions.
- 2. Check data channel by writing and reading a register in the disk controller.
- 3. Check the operation of the disk controller by running the controller in test mode.
- 4. Connect a disk drive to the controller and run test programs.

8.1 CHECK THE OPERATION OF THE IOX INSTRUCTIONS

Refer to Programming Specifications, Appendix N.

A check should be made that all the controller registers can be accessed. Note: Control word register bit 15 selects the two banks of registers.

8.2 CHECK DATA CHANNEL

The data channel can be checked by writing and reading the same register in the controller, and then compare the result. The Core Address register is a register that can be accessed during read and write.

The following program loop will also test the core address register.

TRA OPR IOX LCA	150 002 165 541	 % Read the panel switches % and transfer the content to core address register
SAA 0 IOX RCA COPY SA DX JMP* — 5	170 400 165 540 146 157 124 373	 % Reset A register % Read core address register % Copy the value to X register % Repeat loop

While running the loop, a comparison can be made between the switch setting and the result in the X register.

The following test loop will also test the block address register I.

SAA 10 IOX CWR TRA OPR	170 410 165 545 150 002	 % Set bit 3 in A register % Set controller in test mode % Read panel switches and
IOX BARI SAA 0 IOX RBARI	165 543 170 400 165 546	 to block address register I Reset A register Bead block address register
COPY SA DX	146 157	% and copy the contents to X register
JMP * - 7	124 371	% Repeat loop

Block address register II and the data channel will also be tested by the following test loop:

SAA 10	170 410	0/	Cathit 2 in A register
SAA IU	170410	70	Set bit 3 in A register
BSET ONE 170 DA	174 375	%	Set bit 15 in A register
IOX CWR	165 545	%	Set controller in test mode and select register bank I
TRA OPR	150 002	%	Read panel switches and
IOX BAR II	165 343	%	transfer the contents to block addr. reg. II
SAA 0	170 400	%	Reset A register
IOX RBARII	165 546	%	Read block addr. reg. II and copy the contents to
COPY SA DX	146 157	%	the X register
JMP * - 7	124 371	%	Repeat loop

8.3 CHECKING THE OPERATION OF THE DISK CONTROLLER (Test Mode)

In test mode the basic parts of the disk controller operate in the same way during a normal disk transfer but the disk controller is independent of the disk unit.

Test mode is entered by specifying bit 3 in the control word (CWR 3).

The block address register I must be set to 125252 and block register II must be set to 1252 prior to a transfer in test mode.

Note: Parity error will always occur during operations in test mode.

When reading in test mode a number of words are transferred from a test data pattern generator to memory. The number of words to be transferred is specified by loading the word counter register.

The memory start address is given by loading the core address register.

After reading in test mode (control word register $= 000\ 014$) the correct status should be 041 030 where the active bits mean:

- ON cylinder
- data error
- inclusive or of errors
- operation finished

The contents of the memory buffer after transfer is complete should be:

First location:125252Second location:052525Third location:125252etc.125252

The easiest way of checking data transfer from memory to the disk controller is by use of compare mode while the controller is in test mode.

The data buffer which was built up during read a read in test mode, will be used as output data under compare mode. The control word register is set to 014 014, to execute a compare test in test mode.

The block address registers should be set as for a normal read in test mode, the result in the status register should also be the same.

8.3.1 ECC Test Loop

The following loop will read data in test mode and store the data in memory, starting at address CA. The number of words to be transferred is given by WC. The loop also checks for proper operation of the core address register. If the operation is incorrect, the loop will be stopped by a wait instruction. The A register will hold the number of words not transferred.

Start,	LDA BSEL IOX CWR LDA BAR II IOX BAR II SAA 0 IOX CWR LDA BARI IOX BARI LDA LCA IOX LCA LDA WC	044032 165545 044031 165543 170400 165545 044026 165543 044025 165541 044024	% % % % % % % %	Select register bank 1. Load block address register II. Select register bank 0. Load block address register I. Load core address register with start address Load word count register
	LDA CWR IOX CWR SAX – 100 JNC * 0	044023 165545 171700 132400	% % % %	with no. of words to be transferred Load control word and start transfer Delay, (increment X and jump if
	IOX STS BSKP ONE 30DA	165544 175235	% % %	negative) Read status Check if transfer is finished
	COPY SA DD IOX RCA	146151 165540	% %	Copy status to D register Read core address register
	SUB LCA SUB WC	064010 064010	% %	Subtract initial value of core address register Subtract no. of words to
	JAZ*2	131002	%	be transferred Jump if A register is 0. (normal condition)
	WAIT	151000	%	Stop here if check is not OK
	JMPSTARI	124347	%	Do the program over again
	BSEL, BARI, BARI, LCA, WC, CRW,	00000 001252 125252 001000 001000 000014	% % % %	Block select constant Block address register II Block address register I Core address register Word count register Control word register

8.4 CONNECTING A DISK DRIVE

When the controller runs without problems in test mode, a unit can be connected. The initial start up procedure is given in the maintenance manual following the disk. The disk pack to be used must be formatted which should be done on another machine.

The test programs to be used to check out the complete disk system is described in Appendix K.

9 LOGIC BOARDS – SHORT DESCRIPTION

9.1 *1013 – DEVICE REGISTERS (POS 32)*

This module contains:

- status registers, bits 4 15 (6C, 6B)
- drivers for reading status, bits 4 15 (8C, 8B)
- block address register (14A, 14B, 12C)
- decoding of device operation, M0 M15 (2A, 2C, 4A, 4B, 4C)
- decoder for device registers (16A)
- drivers for reading block address register (12A, 10B, 16C)

9.2 *1134 – ECC CONTROL (POS 31)*

This module contains:

- Block address register, the cylinder portion of the address (16A, 14C, 13B)
- Block address serialization circuit for address compare when address field of the sector is read (8B, 9A, 10B, 9C)
- IOX Instruction decodes (3A, 1B, 5A, etc.)
- Parts of ECC control register, bits 14, 15 (19A)
- Parts of ECC pattern register, bits 11, 12, 13, 14 (19B)
- Drivers for reading the cylinder portion of the block address register (19A, 12C, 11A)

9.3 *1092 – BUFFERRED DMA (POS 30)*

Note 1:

This module is downwards compatable with the 1014 module. The difference i a 64 word FIFO (buffer) installed in the 1092 versus a 1 word buffer in the 1014. This enables the total data throughput in the memory and/or I/O system to exceed the upper limit for short periods.

9-2

Note 2:

Refer also to the manual ''NORD-10/S lnput/Output System'' (ND-06.012), Section 7.3 for a description of this module.

This module contains:

- Input data selector for FIFO (12D, 14D, 16D, 18D)
- 16 words data buffer (FIFO) (12E, 14E, 16E, 18E)
- Shift register input selector (4A, 6A, 8A, 10A)
- Shift register (serial to paralle, parallel to serial data conversion) (4B, 6B, 8B, 10B)
- Data bus driver (12A, 14A, 16A, 18A)
- Word counter (keeps track of the number of words to/from the disk) (12B, 14B, 16B, 18B)
- Request counter (keeps track of the number of words to/from memory) (12C, 14C, 16C, 18C)
- Generation of status bit 11, DMA channel error, overrun/underrun (2D)
- Control circuits



Figure 9.1: 1092 - Read Data Block Diagram



Figure 9.2: 1092 - Write Data Block Diagram



9-4

9.4 *1133 – ECC POLYNOMIALS (POS 29)*

This module contains:

- ECC polynomial (14E, 14D, 14B, 12B, 12D, 12E, 9E, 9D, 9B, 7B, 7D, 7E, 5C, 5D)
- Error displacement counter (19F, 19B, 7A, SA)
- Polynomial parity check (14F, 16B, 12F, 9F, 5B, 7F, 5F, 16F, 1C)
- Polynomial zero's detector (14, 12C, 9C, 7C, 5E)
- Bus interface buffers (9A, 19A, 16A, 14A, 12A)

1135 — SMD TIMING (POS 28)

This module contains:

9.5

- Phase bit counter (4D, 1D, 1E, 4E)
- Phase generator (1C, 4C, 4A, 17E)
- Miscellaneous circuits for counter decodes and controls (10C, 16C, etc.)

Note: This module is a substitute for the old 1076 module, but is NOT compatible. Circuits (13A, 16A, 19A) are used to generate inputs for the 1133 module.

9.6 *1077 – SMD CONTROL (POS 27)*

This module contains:

Circuits for generating the following control signals used on the 1092 board.

9-6

SHTE — shift enable PL — parallel load DCS — data channel strobe IRQ — initiate request WRITE CORE — read disk DWC — decrement word counter SL — shift clock

(19C, 11C, 15C, 2D, etc.)

- Synchronous character detection (end of PH1 or PH4 during read) (4B)
- Generation of normal end of operation, COMPL (17A)
- Read Gate (13C)
- Write Gate (6B)
- Time out detection (generation of status bit 6) (8C)
- Read clock enable (17B)
- Format switch and format switch on indicator (edge of board)
- Detection of missing read clock (SB7) (2D)
- Detection illegal register load (SB5) (15B, 6D)

9.7 *1078 – SMD RECEIVE (POS 26)*

This module contains:

- Block address (PH2) compare network (5B, 5C, 8C, 5D)
- Cable A receivers (15A, 15B)
- Cable A transmitters (18A, 18B, 18C)
- OR for errors (generation of status bit 4) (15C)
- Selector for clock, data and sector (test mode) (5A)
- Test mode clock oscillator (8D)
- Test mode sector oscillator (2B, 2D)
- Driver for Read Seek Condition (12A, 12B)
- Control word bits 7 10 (unit selection and marginal recovery) (12C)

9.8

1154 – SMD TRANSMIT (POS 25)

Note 1:

This module incorporates the identical functions of the 1079 module, but with the additional capability of selecting more heads to the disk drive.

Note 2:

This module is downwards compatible with the 1079 module, i.e., this module can be used in the old controllers.

Note 3:

The block address serialization circuit (8B and 11B) is not used by the ECC controller).

Note 4:

The block address inputs (DA X and AX) represent different address bits for old and ECC controller due to different formats.

This module contains:

- Block address serialization circuit (8A, 11B) (not used by the ECC controller)
- Tag timing generator (4B, 5E, 2B, 8C, 2C, 2D, 4D, etc.)
- Bus transmitters (17D, 17B, 17C, 15D, 15C)
- Control transmitters (15B, 13B)
- Marginal recovery circuit (6D, 8D, etc.)
- Internal bus drivers (13C, 11C, 11D)
- Additional head selection (15E)

9.9 *1156 – UNIT CONTROL (POS 24)*

Note 1:

This module is downwards compatible with the 1080 module, i.e., this module can be used in the old controllers.

The logical function of 1156 is the same as the function of the 1080 module with exception of the sector count and the compare circuits.

For 18 sector operation (the ECC controller) the sector counter (10C) is extended by one bit (15A) which makes the circuit count module 18 rather than 16. The extra bit compare is also fed into the sector compare circuit (10B).

When the 1156 is used as a replacement of the 1080 in the old controller, the counter and compare circuits are working on module 16.

For the ECC controller the signals $CARRY_0$ and the $18S_0$ are connected via the backwiring, for the old controller these signals are not connected.

This module contains:

- B cable receivers (18C, 16B, 16D, 18D)
- Write clock transmitter (18C)
- Sector counter (10C, 15A)
- Sector compare (10B, 9A, 4D)
- Sector part of block address register (8B)
- Unit compare (8C)
- Unit decoder (4B)
- Detection of missing servo clock (14C)

9-8

Note 1:

This module is downwards compatible with the 1022 module, i.e., 1155 can be used as a replacement for the 1022 in the old controllers.

The logical function of the 1155 module is the same as the 1022. In addition, the 1155 has circuits (15B and 11A). These circuits are added due to the redefinition of the IOX instructions and the separation into two distinct banks of instruction selected by bit 15 of the control word.

If bit 15 of the control word is zero, circuit (8A) is activated to present status information when decoded.

When bit 15 of the control word is one, circuit (8A) is never activated. Refer to the Programming Specifications, Appendix N.

This module contains:

- Device select switches (11B)
- Core address select switches (7C)
- Ident code select switches (19A, 7C)
- Device equals compare circuit (7B)
- Register decoder (19B)
- Drivers for I/O data bus (BD 0-15) onto local data bus (MDB 0-15) (6A, 3B, 15C)
- Drivers for local data bus (MDB 0-15) onto I/O data bus (BD 0-15) (3A, 5B, 17C)
- Ident mechanism (1C)
- Grant mechanism (1B)
- Bit 16 and 17 of the core address register (17B)
- Driver circuit for lower 5 bits of status word (8A)
- Driver circuit for ident code (13A, 13B)
- Driver circuit for core address register selection (10C)
- Lower 4 bits of status and lower 3 bits of control word (13D, 11D)





APPENDIX A

LOGIC DIAGRAMS

ND-11.013.01

1

50


















APPENDIX B

CONTROLLER PCB LAYOUT



B--1



.

APPENDIX C

SIGNAL DEFINITION LIST

Signal	Gene POS	rated CARD	Signal Explanation List:
A0-10	B31	1134	Block address register II (cylinder portion of block address)
BA1	B31	1134	Serial block address to be compared with the address (PH2) read from the disk
BCOMPL ₀	B32	1013	Buffered COMPL signal
BC2 ₀	B28	1135	Phase bit counter equals 4
BERROR₀	B32	1013	Buffered ERROR signal
BRBUSY₀	B32	1013	Buffered RBUSY signal
BSTART₀		1155	Activate controller (CWR bit no. 2)
BL0-9 ₀ , 1	B25	1154	Bus lines to disk. The bus is multiplexing cylinder address bits, lead select bits and control bits to disk.
B15 ₀	B28	1135	Phase bit counter equals 15
B31 ₀	B28	1135	Phase bit counter equals 31
B631	B28	1135	Phase bit counter equals 63
B192 ₀	B28	1135	Phase bit counter equals 192
B8191 ₀	B28	1135	Phase bit counter equals 8191.
CFo		1155	Clear error flags. Generated by Master Clear, Device Clear or Activate Device.
CL₀	B26	1078	Serial bit clock. The clock derives from read clock (RC) during read, servo clock (WRC) during write or an intern oscilla- tor in test mode.
COMPL₀	B27	1077	Legal completion of an operation (will reset Busy and generate interrupt if enabled)
CRCM₀	B31	1134	

Signal	Gene POS	rated CARD	Signal Explanation List:	
Data Ready₀		1155	DMA DATA READY to this controller. DATA READY is the termination signal for a one word transfer to/ from memory.	
			For Read (Disk to Memory) Memory has completed the store operation.	
			For WRITE (Memory to Disk) one word is present on the information bus from memory.	
DA0-151	B32	1013	Lower 16 bits of block address register	
DCS₀	B27	1077	Data channel strobe. Strobes the 16 assembled bits (during read) into the first stage of FIFO.	
DEQL₀		1155	The specified device number in an IOX instruction matches with this device number.	
DEQLMo	B31	1134	Enable decoding of any register with CWR bit $15 = 0$ or select Control Word Register (CWR) when CWR bit $15 = 1$. (Refer to programming specifications.)	
DEVICE REQ ₀	B30	1092	Request to memory for a one word rea or write transfer	
DINPUT₀	_	1155	Enables data from output stage of FIFO onto local data bus during a read trans-fer.	
DRD1	B26	1078	Serial data from disk during normal read or from test data pattern generator during read in test mode.	
DR0-21	-	1155	Register select bits during an IOX instruc- tion (3 lower bits of address bus)	
DWC₀	B27	1077	Decrement word counter pulse. Gener- ated for each word to be transferred to/from disk.	
DW71 (SI51)	B30	1092	Serial data from shift register during write (also referred to as SI5)	
ECLOCK1	B28	1135	Polynomal shift clock	
EC2 ₀	B26	1078	Enable compare of Block Address (PH2) from disk with block address shift register	
EHIZ₀	B29	1133	Upper (high) 45 bits of polynomial equal to zero	
ELOZ₀	B29	1133	Lower (low) 11 bits of polynomial equal to zero.	

Signal	Gene POS	rated CARD	Signal Explanation List:	
EOG1			End of Gap (no source)	
EQUAL₀	B21-24	1156	Sector match. I.e., lower part of block address (sector number) is equal to sector counter for the selected unit.	
EQUALD1	B27	1077	Block address (PH2) read from disk compares with block address shift register	
ERROR₀	B26	1078	Inclusive or of error indicators. Same as STS bit number 4.	
ERST₀	B28	1135	Reset polynomal	
E551	B29	1133	Serial output from polynomial	
E55₀	B29	1133	Serial output from polynomial	
FAULT ₀ , 1	Selec- ted	Unit	Disk fault from selected unit	
FBC ₁	B28	1135	Feedback select signal for polynomial generation	
HB80	B31	1134	Head select line (value $= 8$) (from block address bit number 11)	
HB16₀	B31	1134	Head select line (value = 16) (from block address bit number 12)	
HB32₀	B31	1134	Not used. Head select line. (value = 32) (from block address bit number 13)	
HB64₀	B31	1134	Option for CMD, MMD disk units	
INDEX ₀ , 1	Wired	Unit	Start of revolution from the associated unit	
IRQ1	B27	1077	Initiate request. The controller request a new memory access (generate DEVICE REQUEST).	
1 ₁	B28	1135	Input data to polynomial	
KILL₀	B28	1135	Prevent clearing of polynomial when data error is discovered	
LOW₀	B32	1013	Load control word register strobe	
LONG₀	B31	1134	Error correction control bit number 2. Extends PH5 during read or write to be equal to PH5 and PH6 and PH7. Used for maintenance purposes only.	
MARG	B26	1078	Marginal recovery. Control word bit number 10.	

Signal	Gene POS	erated CARD	Signal Explanation List:
MAXCNT₀	B29	1133	Error displacement counter equal to 8248 (8192 (PH5) + 56 (PH6)). Used when testing whether data error is recoverable or not.
MC₀	B30	1092	Buffered MCM
MCM₀	-	1155	Master clear from CPU or device clear (control word bit number 4)
MDB0-151		1155	Internal data bus in the disk controller
ME ₀	B27	1077	Master enable. The control is active and on cylinder.
MIS	B32	1013	Read block address strobe. In test mode block address register is returned to the A register in the CPU.
MSo	B27	1077	Master start pulse. A 10µs pulse generated when controller goes active.
MSP ₁	B32	1013	Control word bit number 15. Selects one of two "banks" of registers accessed by IOX instructions (refer to program specifications)
MO _o	B32	1013	Operation mode 0. Read transfer.
M1 ₀	B32	1013	Operation mode 1. Write transfer.
M2 ₀	B32	1013	Operation mode 2. Read parity transfer.
M3 ₀	B32	1013	Operation mode 3. Compare transfer.
M4 ₀	B32	1013	Operation mode 4. Initiate seek.
M5 ₀	B32	1013	Operation mode 5. Write format.
M6 ₀	B32	1013	Operation mode 6. Seek complete search.

1013 Operation mode 7. Return to zero seek.

1013 Operation mode 8. Run ECC operation.

B28 1135 ECC operation completed

B32

B32

B29

M70

M8₀

M6C₀

ONCYLL_{0,1}

PARERR₀

B21-24 1156 Seek complete search positive.

Seleted Unit Unit has completed a seek operation and a read/write operation can be started.

Hardware fault condition exists in ECC polynomial circuits. Reported in status bit number 7 and read seek condition bit number 14. (refer to program specifications).

ND-11.013.01

1133

Signal	Gener POS	rated CARD	Signal Explanation List:	
PE1	B32	1013	Notused	
PH1₀	B28	1135	Sector phase 1. Refer to sector format.	
PH2₀	B28	1135	Sector phase 2. Refer to sector format.	
PH3₀	B28	1135	Sector phase 3. Refer to sector format.	
PH4 ₀	B28	1135	Sector phase 4. Refer to sector format.	
PH5₀	B28	1135	Sector phase 5. Refer to sector format.	
РН6₀	B28	1135	Sector phase 6. Refer to sector format.	
PH7₀	B28	1135	Sector phase 7. Refer to sector format.	
PH8₀	B28	1135	Sector phase 8. Refer to sector format.	
PH141	B28	1135	Sector phase 1 or 4 Refer to sector format.	
PH25W ₁	B28	1135	Write in phase 2 or 5.	
PL₀	B27	1077	Parallel load of shift register with data from memory during a write operation.	
RBUSY₀	B26	1078	Abnormal end of operation, i.e., error reset of busy FF. Same as status register bit number 12.	
RC₀	B21-24	1156	Buffered RCL.	
RCE₀	B27	1077	Read clock enable. Enable read clock (RCL) from disk to be the master clock. Otherwise, the servo clock is enabled. In test mode a test clock is enabled.	
RCL ₀ , 1	Seleted	Unit	Read clock from disk.	
RDD₀	B21-24	1156	Buffered RDDL.	
RDDL ₀ , 1	Seleted	Unit	Read data from disk	
READYL ₀ , 1	Seleted	Unit	Disk unit ready, i.e., selected unit is up to speed, has the heads loaded and no faults exist.	
REC₀	B31	1134	Read ECC count. Refer to programming specifications.	
REP₀	B31	1134	Read error pattern. Refer to program- ming specifications.	
RG₀	B27	1077	Read gate. Enables the read circuitry in the selected disk unit.	

Signal	Gener POS	ated CARD	Signal Explanation List:
RMUX₀	B31	1134	Enables decoding of the second bank of registers. (Same as DEQL \cdot CWR bit number 15 = 1) Refer to programming specifications.
RRQ₀		1155	Reset request and decrement request counter.
RSECT₀	B32	1013	Read seek condition. Refer to program- ming specifications.
RSTE₀	B31	1134	Reset ECC polynomial. (Load ECC control bit number 0.) Refer to programming specifications.
RCL ₀ , 1	Seleted	Disk	Read clock from disk.
READ ₁	B28	1135	Inverted WG (write gate)
SB5₀	B27	1007	Set when loading a register when the controller is active.
SB5₀	B25	1154	Load of block address while the unit is not on cylinder.
SB6₀	B27	1077	Timeout. An operation is not completed within 170 ms.
SB7₀	B21-24	1156	Detection of missing servo clock.
SB7₀	B26	1078	Fault from disk unit.
SB7 ₀	B27	1077	Detection of missing read clock.
SB7₀	B28	1135	Buffered PAR ERR. I.e., detection of hardware faults in ECC polynomial circuits.
SB80	B26	1078	Address mismatch. Generated if address match did not occur between block address register and block address read from disk (PH2) within 2 revolutions of the disk)
SB9₀	B28	1135	Data error on address or data.
SB10 ₀	B28	1135	Compare error. During compare mode (M3), data from disk did not match with data from memory.
SB11₀	B30	1092	DMA channel error. I.e., (1) during write (M1) the FIFO output stage is empty when the shift register requests a new word, or (2) during read (M0) the input stage of the FIFO is full when the shift register has assembled a 16 bits word.

Signal	Gener POS	rated CARD	Signal Explanation List:
SB12 ₀	B26	1078	Same as RBUSY. Abnormal end of operation.
SB130	B26	1078	Disk unit not ready.
SCR12	_		Not used.
SCR15	B28	1135	Data error is discovered in address field (PH2).
SEC₀	B26	1078	Sector clock from disk or from test oscillator in test mode.
SECTL ₀ , 1	Seleted	Disk	Sector clock from disk.
SEEKEL ₀ , 1	Seleted	Disk	End seek (on cylinder or seek error) from disk.
SERCL ₀ , 1	Seleted	Disk	Servo (write) clock from disk.
SHTE₀	B27	1077	Enable the shift register to shift.
SIo	B21-24	1156	Sector or index pulses.
SI0-7₀	B21-24	1156	One line for each unit, indicating which one has completed a seek.
START₀	B27	1077	Buffered START ₁
START ₁	B32	1013	Buffered BSTART
TAG1L₀, 1	B25	1154	Cylinder address strobe to selected unit.
TAG2L ₀ , 1	B25	1154	Head selection strobe to selected unit.
TAG3L₀, 1	B25	1154	Control selection strobe to selected unit.
TD₀	B28	1135	Test data from test data pattern gener- ator. Used to generate read data in test mode.
TEST1	B32	1013	Controller is active in test mode.
TRANSFER	B27	1077	Controller active in modus 0, 1, 2 or 3.
TST₀	B31	1134	Force parity error. ECC control word bit number 1. Refer to programming specifications.
US0-21	B26	1078	Unit select bits. Control bit numbers 7, 8 and 9.
USL0-2 ₀ , 1	B26	1078	Unit select bits to units.

Signal	Genei POS	rated CARD	Signal Explanation List:
WA ₀	B26	1078	Wrong address. Block address register did not match with address read from disk (PH2).
WCS₀	B32	1013	Load the word count and the request count register with the number of words to be transferred.
WCZ	B 3 0	1092	Word counter equals zero. I.e., specified number of words transfer to/from disk.
WD1	B 28	1135	Write data to disk.
WDL _{0, 1}	B21-24	1156	Write data to disk.
WF ₀	B27	1077	Write format. I.e., controller in modus 5 and format switch in position.
WG₀	B27	1077	Write gate. Enables the write data to be written on the disk.
WRC₀	B21-24	1156	Write clock. Same as servo clock from selected disk unit.
WRCL ₀ , 1	B21-24	1156	Write clock (servo clock) sent back to the selected unit with the write data.
Write Core ₁	B27	1077	Controller in modus 0. I.e., read data from disk.
18S ₀	B21-24	1156	18 sectors. I.e., used to indicate that format with 18 sectors is in use (ECC controller).
			· · ·

ND-11.013.01

APPENDIX D

1155 — PCB SWITCHES AND JUMPERS

Refer to the assembly drawing for exact locations.

1155 PC SWITCHED & JUMPERS

(Refer to the Assembly Drawing for exact locations)



1155 Example: IOX = 1550₈, ID = 20₈, CAR = 3 INSTALL JUMPERS: 3, 4, 5, 6, F, G, H. "CLOSE" SWITCHES: 7, 9, A, B, D, E. ND-11.013.01

D-1

.

APPENDIX E

SMD SECTOR SWITCH SETTING

The number of sectors per track is selected by toggle DIP switches on the LTV card in POS 06 in the logic chassis of the disk unit.

For the ECC format 18 sectors are used. Refer to the following table and illustration for proper switch setting.

Switch	Open/	Switch	Present
Number	Closed	value	value
0	open	1	
1	closed	. 2	2
2	open	4	
3	closed	8	8
4	open	16	
5	closed	32	32
6	closed	64	64
7	closed	128	128
8	open	256	
9	closed	512	512
10	open	1024	
11	open	2048	
		746*	

* Number of diebits per sector is 746 + 1 = 747



APPENDIX F

PCB POWER REQUIREMENT

Numbers given are *nominal* @ + 5VDC(+10%)

1133	2.5 A
1134	0.75 A
1135	1.0 A
1154	0.75 A
1155	0.9 A
1156	1.0 A
1013	0. 85 A
1077	0.6 A
1078	0.75 A
1092	1.6 A

TOTAL =

10.78 A with 1155 9.80 A without 1155 12.80 A with 4 x 1156 and without 1155



18 SECTORS (0-17) PER TRACK. SECTORS 0-16 ARE 8964 BITS LONG, SECTOR 17 IS 8892 BITS LONG*



TRACK/SECTOR FORMAT

G-1

APPENDIX G



APPENDIX H

ECC DISK CONTROLLER BACKWIRING

	612	E.E.	SE 16-	
A0 1 A1 1 A2 1 A3 1 A4 1 A5 1 A6 1 A7 1 A8 1 A9 1 A10 1	B25: 45 B25: 46 B25: 47 B25: 48 B25: 49 B25: 50 B25: 51 B25: 52 B25: 53 B25: 04	B31: G74 B31: 57 B31: 72 B31: 60 B31: 70 B31: 62 B31: 68 B31: 64 B31: 66 B31: 29 B31: G30		NO LOAD
BA 1 BCOMPL 0 BCZ 0 BERROR 0 BRBUSY 0 BSTART 0 B0L 0 B1L 0 B2L 0 B3L 0 B4L 0 B5L 0 B4L 0 B5L 0 B6L 0 B7L 0 B8L 0 B9L 0 B15 0 B31 0 B63 1 B192 0 B8191 0 B0L 1 B1L 1 B2L 1 B3L 1 B4L 1 B5L 1 B5L 1 B4L 1 B5L 1 B5L 1 B6L 1 B7L 1 B8L 1 B7L 1 B8L 1 B7L 1 B8L 1 B7L 1 B8L 1 B7L 1 B7L 0	B26: 41 B30: 88 B26: 37 B30: 86 B30: 90 B30: 92 B25: G94 B25: 92 B25: 90 B25: 88 B25: 86 B25: 84 B25: 82 B25: 80 B25: 80 B25: 676 B27: 45 B27: 44 B27: 44 B27: 42 B27: 44 B25: G95 B25: 93 B25: 91 B25: 89 B25: 87 B25: 85 B25: 81 B25: 81 B25: 79 B25: 677 B27: 43	B31: G37 B32: G88 B28: G37 B32: G86 B32: G90 B32: 92 B32: 92 B28: G40 B28: G40 B28: G46 B28: G42 B28: G44	1155: G92	
CF 0 CL 0 COMPL 0 CARRY 0 CRCM 0	B30: 72 B23: 32 B27: G23 B24: G71 B28: 91	B32: 72 B26: G33 B32: G22 B24: 70 B31: G91	1155: G72 B27: 33	B28: 33 B31: 33

DATA READY 0	B30: 62	B32: 62		
DA0 1	B24: 38	B25: 38	B31: 38	B32: T38
DA1 1	B24: 39	B25: 39	B31: 39	B32: T39
DA2 1	B24: 40	B25: 40	B31: 40	B32: T40
DA3 1	B24: 41	B25: 41	B31: 41	B32: T41
DA4 1	B31: 42	B32: T42	B24: 42	
DA5 1	B31: 43	B32: T43		
DA6 1	B31: 44	B32: T44		
DA7	B31: 45	B32: T45		
DA8 1	B25: 42	B31: 46	B32: T46	
DA9 1	B25: 43	B31: 47	B32: T47	
DA10 1	B25: 44	B31: 48	B32: T48	
DA11	B31: 49	B32: T49		
DA12	B31: 50	B32: T50		
DA13	B31: 51	B32: T51		
DA14	B31: 52	B32: T52		
DA15	B31 53	B32 T53		
	B27: G19	B30: 10		
	027.013	BB20. 02	P21. 02	1155, 000
	P21. C04	DD30.02	D31:02	1155: 682
	D31: G04	D32: 82		
DEVICE	D20. CCC	D00. CC		
REQUESTU	B30: G00	B32:00		
DINPUTO	B30: 64	B32: 64		1155: G64
DRD 1	B26: G18	B27: 18	B28: 19	B30: 18
DR0 1	B27: 56	B30: 76	B31: 76	B32: 76
DR1 1	B30: 78	B31: 78	B32: 78	
DR2 1	B30: 80	B31: 80	B32: 80	
DWC 0	B27: G49	B30: 48		
DW7 1	B28: 41	B30: G41		
ECLOCK 1	B28: G66	B29: 66		
EC2 0	B25: 36	B26: G38	B31: 36	
EH1Z0	B28: 29	B29: G27		
EL0Z 0	B28: 76	B29: G76		
EOG 1	B28: 38			NO SOURCE
EQUAL 0	B24: G52	B27: 55		
FOUALD 1	B27: G51	B26:50		
FRRORO	B26: G36	B22:36		
FRSTO	B28: G00	B20, 12		
	B20.003	B29. 13 B20. C20		
	B20. 20 B20. C21	B29. G20		
200 0	D29: G21			NULUAD
FALLET 1	B26: 85			
	B26: 84			
	D20.04	D00.16		
FBCI	B28: G07	B29: 16		21.1
GND	B26:04			
GND	B20. 04			
	500.04			
Н	B30: 06	B30: 07		
HB8 0	B25: 26	B31: G16		
HB16 0	B25: 27	B31: G17		
HB32 0	B31: G18			NOLOAD
HB64 0	B25: 31	B31: G19		

H-2

INDEX L 0 INDEX L 1 IRQ 1 I 1	B24: 78 B24: 79 B27: G29 B28: G10	B30: 29 B29: 10		
KILL 0	B28: G93	B29: 92		
LCW 0 LONG 0	B25: 55 B28: 92	B26: 55 B31: G92	B32: G56	
MARG 1 MAXCNT 0 MC 0 MCM 0 MDB0 1 MDB1 1 MDB1 1 MDB2 1 MDB3 1 MDB4 1 MDB5 1 MDB6 1 MDB7 1 MDB7 1 MDB7 1 MDB7 1 MDB9 1 MDB10 1 MDB10 1 MDB11 1 MDB12 1 MDB13 1 MDB13 1 MDB13 1 MDB13 1 MDB14 1 MDB13 1 MDB14 1 MDB15 ME 0 MIS 0 MS 0 MS 0 MS 0 MS 0 MS 0 M3 0 M4 0 M5 0 M6 0 M7 0 M8 0 M6C 0	B25: 18 B28: 82 B24: 54 B28: 58 B26: T60 B26: T61 B25: 62 B26: T63 B26: T64 B26: T65 B26: T66 B26: T67 B26: T69 B26: T70 B26: T70 B26: T71 B29: 83 B28: 85 B29:87 B29: 89 B26: 48 B32: G35 B24: 24 B31: 09 B27: 06 B27: 07 B27: 10 B27: 10 B27: 11 B27: 10 B27: 11 B27: 10 B27: 11 B27: 10 B27: 11 B27: 11 B27: 11 B27: 12 B28: 05 B24: T55	B26: G12 B29: G80 B30: G54 B30: 58 B29: 59 B29: 61 B26: T62 B29: 65 B29: 67 B29: 67 B29: 69 B29: 71 B29: 73 B29: 77 B29: 79 B29: 81 B30: 83 B30: 85 B30: 85 B30: 87 B30: 89 B27: G48 B25: 25 B32: G05 B32: G05 B32: G06 B32: G07 B30: 05 B28: 11 B27: 12 B32: G11 B25: 13 B27: 15 B31: G14 B27: 57	B25: 54 B31: 58 B30: 59 B30: 61 B29: 63 B30: 65 B30: 67 B30: 69 B30: 71 B30: 73 B30: 77 B30: 79 B30: 81 B31,32: 83 B31,32: 85 B31,32: 85 B31,32: 89 B27: G28 B32: G08 B32: G09 B32: G10 B32: G12 B32: G13 B28: G57	B32: 58 B31,32: 59 B31,32: 61 B30,31,32: 65 B31,32: 67 B31,32: 67 B31,32: 71 B31,32: 73 B31,32: 77 B31,32: 79 B31,32: 81
ONCYL 0 ONCYL 1 OPENCL 0 OPENCL 1 ONCYLL 0 ONCYLL 1	B25: 34 B27: G31 B25: G68 B25: G69 B26: 80 B26: 81	B26: G35 B32: 33	B27: 35	

PARERR 0	B28: 08	B29: G08		
PE PH1 0 PH2 0 PH3 0 PH4 0 PH5 0 PH6 0 PH6 0	B32: G54 B25: 14 B26: 20 B27: 24 B27: 17 B27: 20 B28: G22 B28: G24	B26: 14 B27: 21 B28: G27 B28: G18 B28: G06	B27: 04 B28: G14	B28: G12 B31: 14
PH8 0 PH14 1 PH25W 1 PL0	B27: 26 B27: 14 B28: G25 B27: G09	B28: G26 B28: G15 B29: 22 B30: 08		
RBUSY 0 RC 0 RCE 0 RCL 0.1	B26: G05 B24: G20 B26: 42 B24: 86	B32: 04 B26: 21 B27: G38		
RDD 0 RDDL 0 RDDL 1 READYL 0	B24: G22 B24: 88 B24: 89 B26: 78 B26: 70	B26: 23		
READ TE T	B20: 79 B29: 45	B31: G55	· .	
REP 0	B29: 55	B31: G54		
RGO	B25: 16 B21: G12	B26: 16	B27: G16	B28: 16
RRO 0	B30: 94	B32: 94		
RSECT 0	B32: G34	B26: 34	B29: 91	
RSTE0	B28: 04	B31: G04		
READ 1	B28: G50	B29: 50		
SB5 0	B25: 24	B26: 24	B27: G30	B32: 24
SB6 0	B26: 25	B27: G25	B32: 25	
SB7 0 SB8 0	B24: G26 B26: G27	B26: G26 B32: 27	B27: G27	B28: G32 B32: 36
SB9 0	B26: 28	B27: 36	B28: G30	B32: 28
SB10 0	B26: 29	B28: G31	B32: 29	
SB11 0 SB12 0	B26: 30 B27: G31	B30: G31 B32: 31	B32: 30	
SB13	B26: G31	B32: 32		
SCR12	B29: 11	P20, 12		
SEC 0	B26: G40	B27: 39	B28: 39	
SECTL 0	B24: 80			
SECILI SEEKELO	B24: 81 B24: 84			
SEEKEL 1	B24: 85			
SEEKERL 0	B26: 82			
SEEKERL T	525: 83 R24: 90			
SERCL 1	B24: 91			

H–4

SHTE 0 SIO STO 0 ST1 0 ST2 0 ST3 0 ST4 0 ST5 0 ST6 0 ST7 0 START 0 START 0 START 1 SUSL 0 SUSL 1 SYNCAC 1 SL0 START 1	B27: G08 B24: 36 B24: 04 B24: 18 B24: 05 B24: 19 B24: 11 B24: 13 B24: 14 B24: 15 B26: 44 B25: G10 B26: G86 B26: G87 B27: G34 B27: G05 B27: 37	B30: 09 B26: 39 B26: 06 B26: 07 B26: :8 B26: 09 B26: 10 B26: 11 B26: 13 B26: 15 B27: G41 B25: 11 B28: 35 B30: 04 B32: G37	B25: 30
TAG1L0 TAG1L1 TAG2L0 TAG2L1 TAG3L0 TAG3L1 TD0 TEST1 TRANSFER1 TST0	B25: 74 B25: 75 B25: 72 B25: 73 B25: 70 B25: 71 B26: 19 B25: 20 B24: 53 B29: 06	B28: G21 B26: 22 B27: G52 B31: G06	B32: G23
UNIT SLD 0 US0 1 US1 1 US2 1 USL 0 USL 1 US0L 0 US0L 1 US1L 0 US1L 1 US2L 0 US2L 1 US3L 0 US3L 1	B25: 31 B24: 45 B24: 47 B24: 49 B24: 82 B24: 83 B26: G94 B26: 95 B26: 92 B26: 93 B26: 90 B26: 91 B26: 88 B26: G89	B26: G43 B26: G45 B26: G47	
WA 0 WCS 0 WCZ 0 WD 1 WDL 0	B26: G46 B30: 55 B27: 47 B24: 16 B24: 94 B24: 95	B27: 50 B32: G55 B30: G46 B28: G17	
WF0 WG0 WRC0 WRCL0 WRCL1	B26: 54 B26: 54 B25: 22 B24: 17 B24: G92 B24: G93 B24: G93	B27: G54 B27: G22 B26: 17	B28: 23
WRITE CORE 1	B21: G69	830: 68	832: 68
18S 0	B24: 50	B24: 51	

APPENDIXI

CONNECTOR LISTS

I-1

Connection: 232 Destination: B32 Board Name: Device Register

Pin:	Signal Code Reference:	Pin:	Signal Code Reference:
00 02 04 06 08 0 0 0 6 10 12 0 12 0 14 16 18	VCC GND RBUSY 0 MSP 1 M1 0 M3 0 M5 0 M7 0	01 03 05 G 07 G 09 G 11 G 13 G 15 17 19	VCC GND MSP1 M0 0 M2 0 M4 0 M6 0
18 20 22 24 26 28 30 32 34 G T T T T T T T G G 52 54 G 62 64 66 870 72 74 76 78 80 82 84 6 G G G G G G G G G G G G G G G G G G	COMPL 0 SB5 0 SB7 0 SB9 0 SB11 0 SB13 0 RSECT 0 ERROR 0 DA0 1 DA2 1 DA4 1 DA4 1 DA6 1 DA4 1 DA6 1 DA10 1 DA12 1 DA14 1 PE1 LCW 0 MCM 0 DATA READY 0 DINUPUT 0 DEVICE REQ 0 WRITE CORE 1 CR 0 DR0 1 DP1 1 DR2 0 DEQLM 0 BERROR 0 BCOMPL 0 BRBUSY 0	19 21 23 25 27 29 31 33 53 37 39 4 35 4 35 4 35 57 59 61 63 65 67 17 77 77 91 83 85 77 91 77 77 91 83 85 77 91	TEST 1 SB6 0 SB8 0 SB10 0 SB12 0 ONCYL 1 MIS 0 START 1 DA1 1 DA3 1 DA3 1 DA5 1 DA5 1 DA7 1 DA9 1 DA11 1 DA13 1 DA15 1 WCS 0 MDB0 1 MDB1 1 MDB3 1 MDB3 1 MDB3 1 MDB4 1 MDB5 1 MDB5 1 MDB5 1 MDB5 1 MDB6 1 MDB7 1 MDB7 1 MDB7 1 MDB8 1 MDB9 1 MDB10 1 MDB10 1 MDB11 1 MDB12 1 MDB12 1 MDB12 1 MDB14 1 MDB14 1 MDB14 1 MDB14 1
92 94 96 98	BSTART 0 RPQ 0 GND GND	93 95 97 99	GND VCC

Connector: 230 Destination: B30 Board Name: DMA Register

	1.100.00	
	No.	

Pin:	Signal Code Reference:	Pin:	Signal Code Reference:
00 02 04	VCC GND SL 0	01 03 03 05	VCC GND M2 0
06 08 10 12 14 16	H PLO	07 (3) 09 11 13 15 17	H SHTEO
18 20 22 24 26	DRD 1	19 21 23 25 27	DCS 0
28 30 32 34 36 38		29 31 G 33 35 37 39	IRQ 1 SB11 1
40 42 44		41 T 43 45	DW7 1
46 G 48 50 52	WCZ 0 DWC 0	47 49 51 53	
54 G 56	MC 0	55 57	WCS 0
58 60 62		59 T 61 T 63 T 65 T	MDB0 1 MDB1 1 MDB2 1 MDB3 1
66 G 68 70	DEVICE REQ 0 WRITE CORE 1	67 T 69 T 71 T	MDB4 1 MDB5 1 MDB6 1
72 74	CR 0	73 T 75 T	MDB7 1 MDB8 1 MDB8 1
76 78 80 82 84 86 88 90 92 92	DR0 1 DR1 1 DR2 1 DEQL 0 ECC 0 (GROUND) BERROR 0 BCOMPL 0 RBUSY 0 BSTART 0 BRD 0	77 ⊤ 79 T 81 T 83 T 85 T 87 T 89 T 91 93 95	MDB9 1 MDB10 1 MDB11 1 MDB12 1 MDB13 1 MDB14 1 MDB15 1
96 98	GND VCC	97 99	GND VCC

Connection: 227 Designation: B27 Board Name: SMD Control

Pin:		Signal Code Reference:	Pin:	Signal Code Reference:
00 02 04		VCC GND PH1 0	01 03 05 G	VCC GND SL 0
06		MO	07	M1 0
08	G	SHTE0	09 G	PL0
10		MS 0	11	M3 0
12			13	
14	G		15 17	
18	U	DRD 1	19 G	DCS 0
20		PH5 0	21	PH2 0
22	G	WG 0	23 G	COMPL0
24		PH3 0	25 G	SB6 0
26	C	PH8 0 MS 0	27 W	SB7 0
20 30	W	SB5 0	29 G 31 G	
32	••		33	CLO
34	G	SYNCHC 1	35	ONCYL 0
36	_	SB9 0	37	START 1
38	G	RCEO	39	SEC 0
40			41 G	
42		B8191 0	43 45	B7 0 B15 0
46		B63 1	47	WCZ 0
48	G	ME 0	49 G	DWC 0
50	_	WA 0	51 G	EQUALD 1
52	G	TRANSFER 1	53	DEQL 0
54 56	G		55 57	
58			59	MGCU
60			61	
62			63	
64			65	
66			67	
68 70			69 G	WRITE CORE 1
70			71	
74			75	
76			77	
78			79	
80			81	
82			83	
04 86			00 87	
88			89	
90			91	
92			93	
94			95	
96		GND	97	VCC
98		VLL	99	VUU

Connector: 226 Designation: B26 Board Name: SMD Receiver

Pin:		Signal Code Reference:	Pin:		Signal Code Reference:
00 02 04 06 08 10		VCC GND GND ST0 0 ST2 0 ST4 0	01 03 05 07 09	G	VCC GND RBUSY 0 ST1 0 ST3 0 ST5 0
12 G 14 16	i	MARG1 PH1 0 BG0	13 15 17		ST6 0 ST7 0
18 G 20 22 24	i	DRD 1 PH2 0 TEST 1 SB5 0	19 21 23 25		TD 0 RC 0 ROD 0 SB6 0
26 W 28 30	V .	SB7 0 SB9 0 SB11 0	27 29 31	G G	SB8 0 SB10 0 SB12 0
32 G 34 36 G 38 G		RSECT 0 ERROR 0 EC2 0	33 35 37 39	G	ONCYLO BC2 0 SIO
40 G 42 44		SEC 0 BCE 0 START 0	41 43 45	G G	BA 1 US0 1 US1 1
46 G 48 50 52	i	WA 0 ME 0 EQUALD 1	47 49 51 53	G	US2 1
54 56 58 60 T		WF 0 GND 5V MDB0 1	55 57 59 61	т	LCW 0 GND 5V MDB1 1
62 T 64 T 66 T		MDB2 1 MDB4 1 MDB6 1	63 65 67	т т т	MDB3 1 MDB5 1 MDB7 1
68 T 70 T 72 74 76		MDB8 1 MDB10 1	69 71 73 75 77	T T	MDB9 1 MDB11 1
78 80 82 84 86 88 90 92 92 94 94 94		READYL0 ONCYLL0 SEEKERL0 FAULTL0 SUSL0 US3L0 US2L0 US1L0 US1L0	79 81 83 85 87 89 91 93 95	6 6 6 6 6 6 6	READYL 1 ONCYLL 1 SEEKERL 1 FAULTL 1 SUSL 1 US3L 1 US2L 1 US1L 1 US0L 1
96 98		VCC	97 99		VCC

I—5

Connector: 229 Designation: B29 Board Name: ECC Polynoms

Pin:	Signal Code Reference:	Pin:	Signal Code Reference:
00 02	VCC GND	01 03	VCC GNDF
06 08 G 10 12	TST 0 PARERR 0 I 1 SCR15 0	05 07 09 11 13	SCR12 0 ERST0
14 16 18	RBC1 1	15 27 19	
20 G 22	E55 1 PH25W 1	21 G 23	E55 0
24 26 28 30		25 27 G 29 31	EHIZ 0
32 34 36 38		33 35 37 39	
40 42	:	41 43	
44 46 48		45 47 49	RECO
50 52 54	READ 1	51 53 55 57	REP 0
58 60 62		59 T 61 T 63 T	MDB0 1 MDB1 1 MDB2 1
66 68 70 72	ECLOCK 1	65 T 67 T 69 T 71 T 73 T	MDB3 1 MDB4 1 MDB5 1 MDB6 1 MDB7 1
74 76 G 78	ELOZ 0	75 77 T 79 T	MDB8 1 MDB9 1 MDB10 1
80 G 82 84 86 88 90	MAXCNT 0	81 T 83 T 85 T 87 T 89 T	MDB11 1 MDB12 1 MDB13 1 MDB14 1 MDB15 1 BSECT 0
92 94	KILL 0	93 95	NJECT U
96 98	GND VCC	97 99	GND VCC

ND-11.013.01

6

1

Connector: 231 Destination: B31 Board Name: ECC Control

Pin:		Signal Code Reference:	Pin:	Signal Code Reference:
00 02 04	G	VCC GND RSTE0	01 03 05	VCC GND
08 10	I	1510	07 09 11	MSP1
12 14		PH1 1	13 G 15	RMUX 0 N-U
16 18 20 22 24	G G	HB8 0 HB32 0	17 G 19 G 21 23 25	HB16 0 HB64 0
26 28	_		27 29 G	A9 1
30 32	G	A10 1	31 33	CLO
36 38 40 42		EC2 0 DA0 1 DA2 1 DA4 1	35 37 G 39 41 43 45	BA 1 DA1 1 DA3 1 DA5 1
46 48 50		DA8 1 DA10 1 DA12 1	45 47 49 51	DA9 1 DA11 1 DA13 1
52 54	G	DA14 1 REP0	53 55 G	DA15 1 REC 0
58 60	G	MCM 0	59 T 61 T	MDB0 1 MDB1 1
62 64	G G	A5 1 A7 1	63 T 65 T	MDB2 1 MDB3 1
66 68	G G	A8 1 A6 1	67 T 69 T	MDB4 1 MDB5 1
70 72	G	A4 1 A2 1	71 T 73 T	MDB6 1 MDB7 1
74 76 78 80	G	A0 1 DR0 1 DR1 1 DR2 1	75 T 77 T 79 T 81 T	MDB8 1 MDB9 1 MDB10 1 MDB11 1
82 84 86 88 90	G	DEQLM 0	83 I 85 T 87 T 89 T 91 G	MDB12 1 MDB13 1 MDB14 1 MDB15 1 CRCM0
92 94	G	LONG 0	93 95	
96 98		GND VCC	97 99	GND VCC

ND-11.013.01

:+3

Connector: 228 Destination: B28 Board Name: SMD Terminal

ano 2021ans

Pin:	Signal Code Reference:	Pin:	Signal Code Reference:
00 02	VCC GND	01 03	VCC GND
04	RSTE0	05	M8 0
06 G	PH5 0	07 G	FBC1 1
08	PARERRO	09 G	ERSTO
10 G		11	
12 G			
14 G 16		15 G	
18 G	PH4 0	19	DBD 1
20	E55 1	21 G	TDO
22 G	PH6 0	23	
24 G	PH7 0	25 G	PH25W 1
26 G	PH8 0	27 G	PH3 0
28	MS 0	29	EHIZ 0
30 G	SB9 0	31 G	SB10 0
32 W	SB7 0	33	CLO
34		35	SYNCHC 1
36	5001	37 G	BCZ 0
38 40 C		39	
40 G	B192 0	41	DVV67 1
42 G	B8191 0	45 45 G	B15 0
46 G	B63 1	47	515 0
48		49	
50 G	READ 1	51	
5 2		53	
54		55	
56		57 G	MC6 0
58	MCM0	59	
60 62		62	
64		03 65	
66 G	ECLOCK 1	67	
68		69	
70		71	
72		73	
74		75	
76	ELOZ 0	77	
78		79	
80		81	
82	MAXCNT 0	83	
84		85 97	
88		87 90	
90		0 3 91	CBCMO
92	LONG 0	93 G	KILL 0
94	20.00	95	
96	GND	97	GND
98	VCC	99	VCC
Connector List 1154

Connector: 225 Designation: B25 Board Name: SMD Transmitter

Pin:	Signal Code Reference:	Pin:	Signal Code Reference:
00	VCC	01	VCC
02	GND	03	GND
04	A9 1	05	
06		07	
08		09	
10 G	STRC 1	11	STRC 1
10 0	M7 0	13	M6 0
14		15	1410 0
14		10	•
10	NADO 1	17	
18		19	
20	TESTT	21	
22	WGO	23	
24 W	SB5 0	25	M5 0
26	HB8 0	27	HB16 0
28		29	
30	START0	31	HB64 0
32	CL 0	33	
34	ONCYLO	35	
36	FC2 = 0	37 G	RΔ 1
20		30	
30		33 A1	
40		41	
42		43	DA9 I
44	DATU	45	AU I
46	A1 1	4/	A2 1
48	A3 1	49	A4 1
50	A5 1	51	A6 1
52	A7 1	53	A8 1
54	MC 0	55	LCW 0
56	GND	57	GND
58	5V	59	-5V
60		61	
62	MDB2 1	63	
64		65	
66		67	
68 G	OPENCL 0	69 G	OPENCI 1
70 G		71 G	
70 G			
72 G		73 G	
74 G		75 G	
76 G	B9L0	// G	B9L 1
78 G	B8L0	79 G	B8L 1
80 G	B7L0	81 G	B7L1
82 G	B6L0	83 G .	B6L 1
84 G	B5L 0	85 G	B5L 1
86 G	B4L0	87 G	B4L 1
88 G	B3L0	89 G	B3L 1
90 G	B2L0	91 G	B2L1
92 G	B1L 0	93 G	B1L 1
94 G	BOLO	95 G	BOL 1
96	GND	30 G 07	GND
30		3/	
30	VCC	33	VUU

ND-11.013.01

I--9

Connector List 1156

Connector: 224 Designation: B24 Board Name: Unit Controller 1

Pin:	Signal Code Reference:	Pin:	Signal Code Reference:
00 02 04 T	VCC GND STO 0	01 03 05 T	VCC GND ST2 0
06 08 10 12	M4 0 M6 0	07 09 11 T 13 T	ST4 0 ST4 0
14 T 16	ST6 0 WD 1	15 T 17 W	ST7 0 WRC0
18 T 20 W	ST1 0 RC0	19 T 21	SDT3 0
22 W 24	RDD 0 MS 0	23 25	
26 W 28 30 32 34	SB7 0	27 29 31 33 35	
36 W 38	SI 0 DA0 1	37 39	DA1 1
40 42	DA2 1	41 43	DA3 1
44 46		45 47	US0 1 US1 1
48 50 52 W 54 56 58	18S 0 EQUAL 0 MC 0 GND 5V	49 51 53 55 T 57 59	US2 1 18S 0 TRANSFER 1 M6C 0 GND 5V
60 62 64 66		61 63 65 67	
68 70 72 74 76	CARRY 0	69 71 73 75 77	CARRY 1
78 80 82 84 86 88	INDEXL0 SECTL0 USL0 SEEKEL0 RCL0 RDDL0	79 81 83 85 87 89	INDEXL 1 SECTL 1 USL 1 SEEKEL 1 RCL 1 RDDL 1
90 92 G 94 G 96 98	WRCL0 WDL0 GND VCC	91 93 G 95 G 97 99	SERCL 1 WRCL 1 WDL 1 GND VCC

APPENDIX J

A THEORETICAL INTRODUCTION TO ERROR CORRECTING CODES (ECC)

J.1 INTRODUCTION

Some introductory concepts regarding polynomial structures and vector representation in binary algebra.

 $A(x) = C_{n} \cdot x^{n-1} + \dots + C_{i} \cdot x^{i} + \dots + C_{i} \cdot x^{i} + C^{0} \cdot X^{0}$

where C_iare constants in modulo x arithmetic (i.e., $0 \le C_i < x$) and x is the base. If x = 2 then C = 0 or 1.

As an example:

 $A(x) = 5x_3 + x + 3$ base 10 (x = 10)

then this A(x) is actually a number

 $= 5 \cdot (10)_3 + (10)_1 + 3(10)_0 = 5013_{10}$

Another Example:

 $A(x) = x^{5} + x^{1} + x + 1 \text{ base } 2 (x = 2)$ = A(x) = 2⁵ + 2¹ + 2 + 1 = 32 + 4 + 2 + 1 = 39₁₀ or = 100111²

In binary arithmetic, it is very convenient to represent numbers as vectors, for example:

110101²

becomes

 $1 \cdot x^0 + 0 \cdot x^1 + 1 \cdot x^2 + 0 \cdot x^3 + 1 \cdot x^4 \cdot + 1 \cdot x^5$

 $= x^5 + x^4 + x^2 + 1$

or reverse

 $= 2^5 + 2^4 + 2^2 + 1 = 53_{10} = 110101^2$

This means that a block of binary data (or any base for that matter) can be thought of as a number and represented by a vector A(x).

J.2 LINEAR, CYCLIC CODES FOR BURST ERROR CORRECTION

REAL WITHOUT ALL SHE

Without proving and demonstrating all the properties of this class of codes, the mathematics of burst error correction using these codes can be demonstrated as follows:

According to EUCLID'S ALGORITHM, we have:

For any 2 vectors f(x) and g(x):

 $f(x) = q(x) \cdot g(x) + r(x)$

Or in other words, any number (here f(x)) is a certain multiple of another number (here g(x)) and plus a remainder (here r(x)).

This theorem is used in ECC.

Define the data as a vector = M(x)Define the generator polynomial = G(x)

We than have:

 $M(x) = Q(x) \cdot G(x) + R(x)$

where

M(x) = dataR(x) = ECC check bits

and we record M(x) + R(x) on the media.

It is desirable not to have to sort R(x) out from the code word to obtain M(x) when we read it back. In order to separate the two, the data vector M(x) is premultiplied by x^{n-k} where n is the length of the data + ecc bits and k is the length of the data.

Thus,

 $x^{n-k} \cdot M(x) = Q(x) \cdot G(x) + R(x)$ $R(x) + x^{n-k} \cdot M(x) = Q(x) \cdot G(x) + R(x) + R(x)$ $x^{n-k} \cdot M(x) + R(x) = Q(x) \cdot G(x)$

or pictorially



where t = n - k

The code word vector C(x) is recorded on the media where

$$C(x) = x^{t} \cdot M(x) + R(x)$$

Note that in binary Galois Fields (GF(2)), 1 + 1 = 0 which means that R(x) + R(x) = 0.

When the code word vector, C(x), is read back (module G(x)) from the media, we obtain:

 $C(x)/_{mod G(x)} = x^{t} M(x) + R(x)/_{mod G(x)} = 0$

or in other words C(x) reduced by G(x) (the generator polynomial) yields a remainder = 0.

This is then used to check the data when it is read back. We know that for no errors in the data, it is necessary (but not sufficient) for $C(x)/_{mod} G(x)$ to be equal to zero.

What happens if an error is introduced into the code word?

Let the error be a burst B(x) located at position in the code word.

The error vector can then be represented by:

 $x^{i} \cdot B(x) = E(x)$ (error vector)

The code word we read back (with error) will now look like:

 $\begin{array}{lll} C'(x) \,=\, C(x) \,+\, E(x) \\ C'(x) \,=\, x^{t} \cdot \, M(x) \,+\, R(x) \,+\, x^{j} \cdot \, B(x) \end{array}$

This C'(x) now gets reduced by (fed into) the generator polynomial G(x) and we get:

$$C'(x)/_{mod G(x)} = x^{t} \cdot M(x) + R(x) + x^{t} \cdot B(x)/_{mod G(x)}$$

Since we are discussing only linear codes here we get:

 $\begin{aligned} x^{t} \cdot M(x) + R(x) + x^{i} \cdot B(x)/_{mod} G(x) \\ &= x^{t} \cdot M(x) + R(x)/_{mod} G(x) + x^{i} \cdot B(x)/_{mod} G(x) \\ &= 0 + x^{i} B(x)/_{mod} G(x) = S(x) \neq 0 \end{aligned}$

S(x) is the "syndrome" or what is left in the generator polynomial shift register when the whole code word C(x) has been read in.

The problem of error correction is now:

"Given S(x) find the error burst B(x) and its location in the data i".

The equation can be rewritten to read:

 $B(x) = x^{-i} \cdot S(x) / mod G(x)$

It might be beneficial at this point to recapitulate the events so far and also tie the theory to actual operations of logic circuits.

 $x^{t} \cdot M(x) + R(x)$

M(x) = data vectorR(x) = remainder of

 $x^{t} \cdot M(x) / mod G(x)$

Thus, to record the data, we need a polynomial shift register that multiplies by x^t and divides by G(x). R(x) is what is left in this shift register when all of M(x) has been fed into it.

 x^{t} M(x) is just M(x) with t zeros after it, but instead of zeros, we write R(x) which is of length t.

To read the data back and check for errors, we need a feedback shift register that divides by G(x).

Now load a logical "1" into its least significant position and shift the register i times. The contents of the polynomial register will now be:

 $x^{i} = r^{i}(x) / mod G(x)$

 $r^{i}(x)$ is the reaminder of x^{i} reduced by G(x).

x¹ is actually a binary number:

100.....0

i zeros.

Forward shifts of the polynomial then actually multiplies by x for every shift.

Likewise, if we could shift the shift register backwards i times we would get (preloaded with a "1"):

 $x^{-i} = r^{-i}(x) / \text{mod } G(x)$

Reverse shifts of polynomial multiples by 1/x for every shift.

If we could shift the registers (with a preloaded one) sufficiently many times in each direction, we would get back to a "one" again. This is because G(x) is "cyclic" or has a "period". Let N be the number of shifts required to get back again (period = N). We then have:

 $x^{N} = 1 \mod G(x)$

and $x^{-N} = 1 \mod G(x)$

The period of a polynomial can be determined by factoring it and determining the "order" of each factor. The period is then the least common multiple of the orders of the factors.

Back to the correction problem again:

From $B(x) = x^{-i} S(x)/_{mod} G(x)$ we needed to determine B(x) and i given S(x) and of course G(x).

We could run the shift register containing S(x) backwards, thereby for every shift obtaining:

$$x^{-1} S(x)_{mod} G(x)$$

 $X^{-2} S(x)/_{mod} G(x)$
:
 $x^{-1} S(x)/_{mod} G(x)$
:
:
 $x^{-N} S(x)/_{mod} G(x)$

For every shift we would now look at B(x) and see if it is small enough to be correctable. If, for some shifts, it is small enough, we have solved the problem in that we have found both B(x) and i. If we could not find a small enough B(x) until we had shifted N times, the error would be uncorrectable, i.e., minimum B(x) is too big. However, running feedback shift registers backwards is clumsy and very hardware consuming.

Now since $x^N = 1/mod G(x) = x^{-N}$

We could run the shift registers forward and get the following sequence:

$$x^{-N+1}S(x)/mod G(x)$$

 $x^{-N+2}S(x)/mod G(x)$
:
:
 $x^{-i}S(x)/mod G(x)$
:
:
 $x^{-1}S(x)/mod G(x)$

Again when B(x) is small enough we have solved the problem and found B(x) and i. And if no small B(x) is found for N shifts, the error is uncorrectable.

This correction algorithm is widely used today, and would be an ideal solution were it not for certain factors:

Cyclic codes are not well suited for error correction at longer bursts when the code word length is close to the period fo the code (N). In fact, for burst error correction is that the code word length n should be: $n \ll N$.

The importance of this can be seen in a later section on correction and detection capacilities. When the code is used with a maximum code word length that is less than the period, it is called a "shortened" code.

All it means is that the N-n leading digits of the code word are always equal to zero.

The fact that n << N impacts the correction algorithm where we got the following sequence for forward shifts:

$$x^{-N+1}S(x)/mod G(x)$$

 $x^{-N+2}S(x)/mod G(x)$
 $x^{-N+2}S(x)/mod G(x)$
:
:
 $x^{-1}S(x)/mod G(x)$

Hence, we have to do N-n shift initially while virtually "nothing is happening". If we could establish an initial condition of

18:

 $x^{-n} \cdot S(x)$

before shifting, we eliminate the N-n initial shifts.

We recall from reverse shifts of the polynomial preloaded with a "one", we obtained:

$$x^{-i} = r^{-i}(x)/mod G(x)$$

Therefore, if we shift in reverse n times, we get:

 $x^{-n} = r^{-n}(x) / \text{mod } G(x)$

The code word with error was:

$$C(x) = x^{t} M(x) + R(x) + x^{t} B(x)$$

If we multiply C(x) by x^{-n} when at the same time we reduce C(x) by G(x), we get:

$$x^{-n} \cdot x^{t} M(x) + x^{-n} R(x) + x^{-n} x^{i} B(x) / mod G(x)$$

= $x^{-n} (M(x)x^{t} + R(x)) / mod G(x) + x^{-n} x^{i} B(x) / mod G(x)$
= 0

 $= x^{-n} x^{i} B(x) / mod G(x) = r^{-n} (x) \cdot S(x) / mod G(x)$

Here we have obtained the initial condition:

$$x^{-n} \cdot S(x) = r^{-n} (X) S(X) / mod G(x)$$

where $r^{-n}(x)$ is the remainder left in the shift register when it is reloaded by a logical one, then shifted n times in the reverse direction.

From the error equation:

 $B(x) = x^{-i} S(x) / mod G(x)$

we have now established the initial condition

 $x^{-n} S(x) / mod G(x)$

and forward shifts give us this sequence:

 $x^{-n} S(x)/mod G(x)$ $x^{1-n} S(x)/mod G(x)$ $x^{2-n} S(x)/mod G(x)$: : $x^{-i} S(x)/mod G(x)$: : $x^{-2} S(x)/mod G(x)$ $x^{-1} S(x)/mod G(x)$

The hardware implications here are as follows:

When we read back the code word, we multiply by $x^{-n} = r^{-n} (x) / \text{mod } G(x)$ and reduce $C(x) \cdot x^{-n}$ by G(x). The coefficients of $r^{-n} (x)$ must be hardwired into the polynomial shift register.

Then when the whole code word C(x) has been read, we shift the register forward one shift at a time and look for a sufficiently small B(x) to be correctable. The number of shifts is i and equals the displacement of B(x) in the code vector C(x). If no correctable, B(x) is found nor n forward shifts, the error is uncorrectable.

J.3 SPECIFIC POLYNOMIALS

The class of codes most frequently used for burst error detection and correction are so-called fire codes (from their." discoverer" P. Fire).

These codes are of the general format:

$$G(x) = (X^{C} + 1) \pi_{i} P(x)_{i}$$

where:

G(x) is the generator polynomial $P(x)_i$ are prime, irreducible polynomials.

Fire codes are linear, cyclic codes as are their "shortened" versions.

One could construct one's own code based on the general format in this fashion:

P(x); are available from published tables up to degree 34

 X^{C} + 1 (the orders of P(x); polynomials must not divide c)

and then thoroughly simulate the resulting code to prove its capabilities.

Or one could select among codes already used for burst error correction by manufacturers. The latter approach results in less word and increased confidence that the code is proper.

Two likely candidate codes have been selected for investigation:

1. 48 bit code (IBM 3340 and 3350)

 $G(x) = (x + 1) (x^{12} + x^{13} + x^{11} + x^{10} + x^9 + x^8 + x^7 + x^6 + x^5 + x^4 + x^3 + x^2 + x + 1) (x^{35} + x^{23} + x^8 + x^2 + 1)$

2. 56 bit code (IBM 3330)

$$G(x) = (x^{22} + 1)(x^{11} + x^7 + x^6 + x + 1)(x^{11} + x^9 + x^7 + x^6 + x^5 + x + 1) (x^{12} + x^{11} + x^{10} + x^9 + x^8 + x^7 + x^5 + x^5 + x^4 + x^3 + x^2 + x + 1)$$

Both codes are Fire codes and used for burst error correction and detection.

The other parameter required is:

 $x^{-n} = r^{-n}(x)/mod G(x)$

by reverse shifting the polynomials.

Tables A and B give the value for the 48 bit and 56 bit codes respectively.

The left hand column lists -i and to the right is the contents of the polynomial at this reverse shift cound = $r^{-i}(x)$.

For the 48 bit code:

n =length of data + ECC $n = 512 \times 16 + 48 = 8240, N = 4.5 \times 10^{11}$

then

 $r^{-n}(x) = 1 + x + x^3 + x^5 + x^6 + x^7 + x^{10} + x^{11} + x^{13} + x^{17} + x^{20} + x^{21} + x^{22} + x^{24} + x^{26} + x^{28} + x^{29} + x^{30} + x^{33} + x^{35} + x^{36} + x^{39} + x^{40} + x^{44} + x^{45} + x^{46} + x^{47}.$

For the 56 bit code:

 $n = 512 \times 16 + 56 = 8248, N = 585422$

and

 $r^{-n}(x) = x^2 + x^5 + x^8 + x^9 + x^{11} + x^{15} + x^{17} + x^{23} + x^{24} + x^{25} + x^{26} + x^{28} + x^{29} + x^{30} + x^{31} + x^{32} + x^{36} + x^{37} + x^{39} + x^{45} + x^{46} + x^{47} + x^{48} + x^{50} + x^{51} + x^{54} + x^{55}.$

۱۴ م	RSE WINCHESTER CODE ROLL
0,225	 101:11100001100001100011000100000000000
02	
00 00	
0221	
0220	
8273	
8250	011116110110010111010111010010100010000111010010
3231	
8232	1010110010311101010101110010100010110111010010
8233	00011050001100001010010001010001010101111010010011
8234	00110000011000010100100010100010101111010
5.2.2	of the set to be added to be the build of the terms of the second s
	•
0122	
0220	
0230	
8239	
8240	
8241	
8242	11.111111.100100106431110010014011000111.
82-	01111101010001001001101110010010111001111
82 ; :	1111111100010001101110010010111000111111
824b	191119110.01101100000111110010010120000111111101
82 46	201101111011110000000101100100101011001111
8247	01101111011110000000101100100101001011001111
82/49	1101110111000000000101100100101100111111
8243	1111110011101000100110100101011010111111
6250	1011100011011110010001110010101101101111
8251	931199601011011010000100010101101110111011
8252	0110002101101101000010001010110111011110110
9253	1100021311011010000100010001010110111011
8254	110001001011110001010001011011101010010
8255	
8256	
8257	
0250	
0200	
0233	
0200	
0201	
0202	
8253	
8254	
8265	
8256	
8267	
8268 -	0111110000100011010000111100100110110101
8269	11111020010001101010000111100100110111010111111
8270	1911020119090111010919011109109110091019111111
8271	001000100000010010011001100100110010010
B273	010001000100100100110011001001100100101111
8314	1000100000010010011001001001100100101111
8274	0101000100101110110001101001100100011111

Table J.1: 48 Bit Polynomial

- OTHIS	IS F	TERSE MERLIN CODE ROLL
8225		09101100091011101011001000110001111110101100101100900101
8226		010110000101 101001000110 011111010100001000000
8227		1017-035-0110-0310500001100001100010010010110000110000
8 229		11101001110202100011010112001101112016001101098010101010
9229		01011011001100111100111000110011000111100101
9230		18113110011001111001111000110011030111108101901110181810
8231		1110313081111990100119988110910805188819991011111810111
8232		01006000010001101004010011001010010110101101011100101101
8233		10000001000110100101001100101001011010111010
8234		1000100110101101110111001010110111010111010
8235		100101111010100000101000010101001/ 010100000011101101
8238		ATTAR STRATTOR TO A CONTRACT TO A CONTRACT TO A CONTRACT TO
8279		
6249		
8241		
8242		811001001001110001111010101011101110001111
8243		110010010011100011110101001011101110001111
8244		000110101100011001001110010111111101100100101
8245		001101011000110010011100101111111011001001110001110001110
8246		011010-000110010011100101111110110010011110011001111
8242		1101010 0011001001110010111111011001001110 011110011000
82-48	100	20100 to 1101001101000001111111100011013002011110110011
8249		010010011010011010000011111111100011010000
8250		10010011010011010000011111111100011010000
8251		
8252	•	
8253		00100001011011100100001111111111111100101
8254		
8255		
8256		
8257		
8258 6258		
8239		
0200		
0201 0221		00011010111011001100011000010110011001
8263		A011010111011001100011100001011101100110001100110000
8264		01101011101100110001110000101110110011000110110000
8265		
8266		0010011001111011110101001011100100101111
8267		010011001111011110101001011100100101111010
8268		10011001111011110101001011100100101111010
6269		191110110110100100000011100101101100100000
8270		1111111001100101101001111001010011010101
8271		01110100011111001110101100101011181100111010111111
8272		1110100011111001110101100101011101100111010
8273		010110010100000000000101011001101000000
8274		1011001010001000000100010101100110100000
8275		11101101101001111000011010110001010111100101

Table J.2: 56 Bit Polynomial

J.4 CORRECTION AND DETECTION CAPABILITIES

There is a small, but finite possibility that an error burst (B'(x) starting at location j)and represented by the vector $x^jB'(x)$ will be instantly decoded as a different error burst B(x) starting at location i and represented by a different vector $x^jB(x)$.

This phenomena can be expressed as:

 $x^{j}B(x) = x^{j}B'(x)_{mod} G(x)$

or, in other words, when the error vectors are reduced, mod G(x) they are identical.

Of greatest concern are situations where B(x) is a burst of sufficiently small length to be correctable and B'(x) can be short (correctable) or long (uncorrectable).

When B'(x) is long, we get the undesirable situation that an uncorrectable error will be decoded as a correctable error. The system might then correct the data based on the erroneous information and we are left with data with errors but little or no indication that such a condition exists.

Pictorially:

i bits

DATA		B'(X)	B(X)	ECC	
••			P I		
	i hite				

There is no analytical method that can provide detailed insights into this situation as far as magnitude is concerned. However, empirically, the condition can be chartered.

From the error vector equation

 $x^{i}B(x) = x^{j}B'(x)/mod G(x)$

we get, after dividing by x¹

 $B'(x) = x^{j-j}B(x)/mod G(x)$

B(x) is the short (correctable) error burst that the long (uncorrectable) B'(x) turns into when it is reduced by G(x).

 $x^{i-j}B(x)/mod G(x)$ is generated by shifting B(x) i-j times n the generator polynomial G(x). (i.e., the same as multiplying B(x) by x^{i-j} module G(x).)

Since n is the length of the code word (data + ecc), we get the polynomial forward (multiply by x) and for i-j = negative, we shift in reverse (divide by x).

Therefore, the mechanics of the sitation are:

- Load the polynomial with B(x). The length of B(x) is b which now is the maximum number of correctable bits desired.
- 2. Shift the polynomial n-1 shifts in each direction $(-n \le i-j \le +n)$.
- 3. For each shift, look for a burst pattern B'(x) which is now the pattern that gets misinterpreted as B(x). The length of B'(x) is d which is the maximum number of detectable bits desired.

A NORD Standard FORTRAN program was developed to perform this task and Table J.3 gives the results for the 48 bit polynomial, Table J.4 for the 56 bit polynomial.

The first column indicates the sign of the second column (P = positive, N = negative), the second column is the value i-j, the third column is B(X) and the fourth column is B'(x).

These tables give just a sample of all the patterns (for 48: maximum d = 30, for 56 maximum d = 38).

Tables J.5 and J.6 (J.5 for 48 and J.6 for 56) tabulates the total number of misinterpreted bursts for the polynomials. Vertical, on the left side are the values of d, horizontal across the top are the values of b and the table entries give the number of bursts for given b's and d's.

The approximate numbers can also be derived statistically.

For each pattern B(x), we need n-1 shifts in each direction, i.e., 2(n-1) shifts total. There are $2^{b}-1$ different patterns of B(x) but half of these have a logical 0 in the bottom position, thus their b is actually b-1. We then consider the number of B(x)'s to be $1/22^{b}-1 = 2^{b}-1-1$.

From this argument, the number of misinterpreted patterns should be:

 $2(n-1)(2^{b-1}-1)$

Now about half of these patterns of B'(x) will have a logical 0 in the bottom position, thus the number of patterns we should expect is half this number:

 $1/2(n-1)(2^{b-1}-1) = (n-1)(2^{b-1}-1)$

Keep in mind that this is valid for cases where the number of detectable bits (d) is equal to the length of the generator polynomial G(x).

Now let us define the length of G(x) to be t, thus if d is less than t we get the number reduced by one factor:

 s^{5-d}

such that

 $(n-1)(2^{b-1}-1)(2^{t-d})-1 \approx n2^{b+d-t-1}$

for n >> 1 and b >> 1

For NORD-10 systems, n = 8192 + t

thus if t << 8192

we get

 $\approx 2^{b+d-t-1}(8192 + t) \approx 2^{13} \cdot 2^{b+d-t-1}$ = 2^{b+d-t+12}

This is the number for patterns B'(x) of length d or less.

Exactly of length d will be about half

 $\rightarrow # \sqrt{\frac{1}{2}b} + d - t + 12 = 2b + d + 11 - t$

Now for the 48 polynomial t = 48.

$$\# \approx 2^{b+d+11} - 48 = 2^{b+d-37}$$

which is in agreement with Table J.5.

For polynomial t = 56, $\# = 2^{b+d-45}$ corresponding to Table J.6.

One interesting aspect here is that statistically, b+d = constant for a given polynomial, such that we can trade off correctability and detectability on a one for one basis.

It can also be see from the equation (and Tables J.5 and J.6) that b has to be very large if we are concerned about the possibility of one correctable pattern being misinterpreted as a different correctable pattern.

For 56 polynomial:

$$2^{b+d-45} = 1$$

 \rightarrow b + d - 45 = 0 or b = 45 - d

since by definition, d \geq b, it means that b \ll 23 before correctable patterns are misinterpreted.

One other aspect of correction and detection is when an error (correctable or uncorrectable) will be misinterpreted as a no error condition.

Of cours, if the hardware is malfunctioning this can happen, but in an operable system this means:

 $[x^{j}B'(x)]_{mod}G(x) = 0$

or "Syndrome equal to zero".

The original data vector was

M₁ (x)

and the recorded code word vector was

 $M_{1}(x) \cdot x^{t} + R_{1}(x) + x^{j} \cdot B^{i}(x) \mod G(x)$

This can only happen if:

$$M_{1}(x) \cdot x^{t} + R_{1}(x) + x^{j} \cdot B^{1}(x) = M_{2}(x) \cdot x^{t} + R_{2}(x)$$

and

 $[M_2(x) \cdot x^{t} + R_2(x)]_{mod G(x)} = 0$

That is, the original code word (1) was through introduction of errors transformed into another legal code word (2).

The probability of this happening depends on the "minimum distance" between any 2 code words. The minimum distance is equal to the minimum number of bits that are different between any two code words.

Since I have yet to figure this out for the 48 and 56 polyunomials, this will be addressed later.

н	477	101111010100	1101101000000100100011101011
Р	7084	110686110109	1110111100001011010011
P	- 323	110111110100	11011000101101000010110101001
N	1680	101100001100	100110000100100001110011000001
М	909	160101101100	1000011111100100011001000001
N	607	111100011109	11090111110110010100011000011
P	5041	101111011100	11010100111011901101011000101
P	3063	101100111100	100000110110011001011110100011
P	6375	101110100010	1110011110000101011101111011
P	323	111110100010	111111001000001000100000110101
· N	607	100010010010	101001000011010111100101000101
Р	5041	111000110010	101111101001101010111101001111
· N	5515	101010110010	19001110111001101011111001
٩	6364	11101010101010	1111001111010600110011010001
Р	7398	110011101010	11101010100010101110111011101
Ρ	5041	101011101010	110010010000100001100001001011
Ν	909	110111011010	11000100000101100101011000011
н	2038	110110111010	11016010101010111001110101111
P	5041	106516000110	111100101106000100001111001001
N	5775	110110000110	111001111010818110100100101001
N	6601	101111100110	10010001160111010011001010101
P	323	10:100001110	101101001110111000111011111011
P	7034	101000101119	10011030100011101110101
Р	7756	101000101110	11161110110101011001C3111
P	2795	100010101119	11010100100010111111001101001
Р	5041	110001011110	10000:01010100:111010011001101
N	477	1110001111110	18110111000001101100100111101
P	6 36 8	10:011111110	101001010100100001010110110001
N	203	101011111110	10111001010010100111010111101
Ta	ble J.3: •	48 Bit Polynomial	

- N

Ρ

Ρ

N

Ρ

Ν

P

Ρ

P

Ρ

N

P

- N	3286	111182223265	11183211189261118892631112236881888111
P	4864	1001101646666	1111109101111901060000110111111111001
P	5744	101081102009	1111111111111000000001181011001111
P	5744	111101010000	100000000000000000000000000000000000000
н	4760	101000001000	101111101100111010000000111110110011
F	5744	110111901600	1011111111111101000000000000010001001101101
P	57.14	166011111000	11000000020011000000011190011119011
P	5744	110010600100	1010000000001010000001001001001010101
F	6454	100110102100	1110010801111180010808111801081118011
Ρ	3376	111100010100	100101061001011001010010010100101010101
Р	5744	100110110100	11011111111100100000011111100100101001
н	4760	111100001100	1110000110101001110000001000011010101
N	1235	110001001100	1101011000111100001001010101100011101
F	5338	101011001100	-1000105301101100101100010010000110111
F	5744	101100101100	1110000000001110000001100110010110111
			· · · · · · · · · · · · · · · · · · ·
N	5835	110110101100	111861611118189991:01118111811181
P	5899	111001101100	163918511011616691115661019951101101
P	57.44	111500011100	1601111111110110300051010011110801015
N	1123	110010000010	1101111111100000000000111011111111001
P	5918	100100010010	100100110011000100000000000000000100001
P.	8223	100000110013	1951011660190110080666006181016806611
P	5463	101011110010	11110111111110000100001111011010100011
P	1889	1000000001010	11960011100111110001001196011010011111
Ν	4760	100010001010	10010021011111010010000011000101111111
Ρ	3619	100011001010	11010110000110001001011101011000001001
P	5338	11111010101010	11001100010110101110100110110001011001
P	4810	101001101010	111101100011100110011001010101000111011
N	1285	101001101010	10111101201000120011011111110100100111
Ρ	495	111100011010	100011011101011001101010001:011110101
۴	5099	100101011010	1100110101101110010810011110010110111
Ν	5835	101101111012	100101110001110601011001109011000111
F	2100	190011111019	1111001001000001111010111100100110001
Ν	2344	110011100110	11111000111011001001101111100011011111
D.	5987	110000110110	19811110020100016089681069611001111181
F	6454	110101110110	16919110210092160110901691011916916101
P	3005	110010001118	1100111101011000010001000011110101111
н	4760	110110301110	11001110000110100110000010111000011001
Ν	2682	111001001110	101010010100111100000051001000001110111
Р	7663	101101001110	111100101110110111000011110011100001
Ρ	4410	111101101110	11111011000101101011101111101100101011
P	3376	100010011110	110111101101110101111011011011110111111

Table J.4: 56 Bit Polynomial

VALUES ARE AS FOLLOWS:

	MAX=11	T=43	HICNT=	8250					
S I	2	3 4	· 5	6	7	8	9	10	11
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Ø Ø <td< td=""><td>$\begin{array}{cccccccccccccccccccccccccccccccccccc$</td><td>8 8 9 9 9 9 9 9 9 9 9 9 9 9 9</td><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>00000000000000000000000000000000000000</td><td>9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9</td><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td>$\begin{array}{c} 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\$</td><td>9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td></td<>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	8 8 9 9 9 9 9 9 9 9 9 9 9 9 9	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00000000000000000000000000000000000000	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ 0\\ $	9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
45 553 45 1065 47 2019 43 4105	1036 20 2140 40 4109 34 8193 165	153 4107 049 8235 115 16510 581 37207	8309 16524 32979 65756	16467 33109 65097 132005	32991 65908 131735 263437	65785 131840 263391 5270661	131695 263505 5263491 10533272	264400 52681710 0535502 21082894	527072 955106 107519 215552

Table J.5: 48 Bit Polynomial

ND-11.013.01

12

VALUES ARE AS FOLLOWS:

MAX=11 T+56 HICNT+ 9250

S	1	2	3	4	5	6	7	8	9	10	1.1
1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 9 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 3 4 5 6 7 8 9 0 1 2 3 3 4 5 6 7 8 9 0 1 2 3 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 2 3 4 5 6 7 8 9 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ଅଧିକ ଅଭିନତ ହେଉଁକ ଅଭିନତ ଅଭିନ ଅଭିନତ ଅଭିନତ ଅଭିନ	- 93388888888888888888888888888888888888	220000000000000000000000000000000000000	990666666666666666666666666666666666666	······································	000000000000000000000000000000000000000	8032339960280888888888888888888888888888888888	50066666555666666666666666666666666666	80000000000000000000000000000000000000	990089900900900990099009900990099009900	00000000000000000000000000000000000000
44 45 46 47 48 49 50 51 52 53 54 55 56	1 9 15 28 62 144 250 478 1074 2034 4125 Table J.6	1 2 12 17 36 62 135 264 516 977 2088 4101 8233 6: 56 Bit Po	3 7 18 31 72 130 249 529 1034 2027 4101 8195 16571	4 23 36 79 130 251 520 1032 2123 4063 9298 16273 32922	7 31 74 137 279 400 1003 2092 4126 8243 16476 32784 65983	19 50 131 293 540 1031 1985 4180 8245 16305 33441 65568 132019	51 110 258 533 1299 2039 4123 8200 16426 32858 65919 131704 263023	110 219 492 1050 2054 4153 8224 16634 32746 65595 132216 263055 526176	272 441 959 2016 4139 -8103 16651 37007 65770 131151 264095 526623 1053053	551 1023 1934 4038 0119 16403 32936 66212 131554 263609 554913 1973634 2107262	1029 2115 4105 9099 16242 32703 65837 131545 26387 131545 26387 1953855 2167203 4214782

The question arises: How many bits should I be able to correct and detect?

Correction might be the simplest question. Factors here are based on the storage and recording technology of data utilized such as flying height, tpi, bpi, media thickness and homogenity factors, etc. for disk files. But perhaps the most important factors are the industry standard and the qualification procedures for the particular recording technology in question. In other words, the vendor or equipment manufactorer should not be asked what he recommends, as much as "what do you use to qualify the equipment you are shipping us?".

For the CDC 40, 80 and 300 Mbytes disk drives in question, the anser is simple: CDC uses a QA procedure where the correctability limit is set at one burst per record of maximum 11 bits in error. The technology used in these disk drives are derivates of the IBM 3330 (MERLIN) technology which surfaced in 1971. IBM uses an 11 bit burs per record correction scheme here (maximum code word = 104304 bits), hence both industry standard and QA criteria are set at 11 bits correctable, and this number should be used.

The detectable side in the question is more diffuse. Much of the same arguments as for correctables could be used.

Ideally, one should concentrate more on multiple burst detection; or translated to sea level — one should prepare more for two 100 year waves in rapid succession rather than one 10,000 year wave.

Multiple burst detection is a very complex issue and little understood and most equipment manufacturers settle for the second best approach; that is to make the detectables as long as possible within reason dictated by the hardware required.

Then given that correctables (b) should be 11, the Tables J.3 and J.4 will give:

for 48 polynomial, b = 11for correctable (d) = 21 maximum for 56 polynomial, b = 11for correctables d = 34 maximum

For the 56 polynomial, IBM advertises b = 1 d = 22 for n = 104304.

The wisest choice here is for the 56 polynomial for NORD systems. For little additional hardware over the 48 polynomial (\sim IC's) the detection capabilities are quite improved:

b = 11, d = 34 for n = 8248.

Since, statistically, d and n are related by $n 2^d = constant$, the record length could be increased many times before detection capabilities would become seriously impacted.

This seems like a very long-winded and time consuming report on ECC. There are some factors that I think makes it important to know in detail what one is up against when applying ECC to large data bases.

- ECC has an element of risk associated with it. The "holes" of the code should be tabulated and enumerated for the given record length for the cases where the circuitry turns bad data into worse data and signals that "all is well".
- Sophisticated customers concerned about integrity of their data might demand information at this detailed level to be able to decide upon back-up systems, duplications and redundancies of their particular installation.



Figure J.1: 56 Bit Encode (Write)

ND-11.013.01

Scanned by Jonny Oddene for Sintran Data © 2010

J-19



Figure J.2: 56 Bit Decode (Read)

ND-11.013.01

Scanned by Jonny Oddene for Sintran Data © 2010

APPENDIX K

TEST PROGRAMS

The following test programs are available:

- PASCAN
- Super-Rand
- ECC Test
- Bigfunc

K.1 PASCAN TEST PROGRAM – 2226

This is a stand-alone "PACK-SCAN" program for the disk controller with ECC. The program will sequentially read through the entire pack and report "hard" and "soft" errors.

"Hard" errors are defined as any errors reported in the status word of the controller *except* for a correctable error in the read data which is termed "soft" error (i.e., recoverable through the use of the ECC system).

The intended primary use of the program is for Pack surface analysis.

There is an option to be specified prior to running of the program:

"Address and Data" means that *all* address fields and data fields are read and verified.

"Data only" means that all data fields, but *not* all address fields within each track are read and verified.

Error Reporting:

Hard Error Displays:

- 1. the current logical (octal) sector address
- 2. the controller status register

Soft Error Displays:

- 1. the current logical (octal) sector address
- 2. the address in main memory where error correction was applied
- the two error correction pattern words to be exclusively or'ed with data at the main memory address to correct the data

When an error has been encountered and reported, the test will continue the scan until the entire pack is read and "Scan Completed" will then be reported.

K.2 SUPER-RAND TEST PROGRAM – 2222

This is a stand-alone, random address, random data, controller and disk read/write test. The disk addresses and write data are generated by a pseudo-random number generator.

Example of Operation:

- 1. At disk address A, a random data pattern (i) is written from main memory.
- 2. At disk address B, a random data pattern (j) is written from main memory.
- 3. The written data at disk address A is read back and verified (against i).
- 4. The written data at disk address B is read back and verified (against j).

and the process continues in the outlined fashion.

Errors and data mismatches are reported as specified by the test at run-time.

Options to be specified at run-time:

Retries active? when retries are specified, errors are not reported if they are recoverable by the retry and recovery procedure of the test.

ECC active? If active, correctable data errors are not reported.

RT clock? will print out the time of day value associated with each error report.

The test runs continuously and two disk addresses can be specified and the test will then run simultaneously against both addresses.

K.3 ECC TEST PROGRAM – 2224

This is a diagnostic program for the disk controller with ECC. The test will do read and write functions to test the functions of the error correction circuitry and it is therefore required that an on-line drive with a disk pack is attached to the controller. The reading and writing is done on a track that is not used by the SINTRAN III Operating System, hence the test does not require a special scratch pack mounted.

The test will completely diagnose, the 1133 pcb of the controller and associated control circuitry on other pcb's. Data records with no errors, correctable errors and uncorrectable errors are written and read-back-verified. The process is repeated many times varying the error-pattern and its displacement within the data record.

RUN Control and Error Reporting:

The test can be run once, or looped. When in loop mode and errors occur, the test will abort and start from the beginning of the test again.

Errors are reported as they occur and a brief description is displayed with status word information.

ND-11.013.01

Scanned by Jonny Oddene for Sintran Data © 2010

K.4 BIGFUNC TEST PROGRAM – 1824

This is a stand-alone test program, intended to test the disk status word and some of the disk operatoins. Reading and writing are done on a track not used by the SINTRAN III operating system but it might still be wise to use a scratch pack when running BIGFUNC.

The program is supposed to be self-documenting. The following tests are done.

- 1. The core address register is written and read 131072 times.
- 2. Each of the block address registers are written and read 131072 times.
- 3. Data is read from the interface in test mode. The status word, the data read and the core address register are checked. Word count is in the range 1-2000B.

The status bits are then checked 8 times, in different sequences:

- 4. Status bit 0 is loaded and read twice.
- 5. Status bit 1 is loaded and read twice.
- 6. Status bit 2 is check after device clear and read.
- 7. Status bit 5 is checked by loading the core address register, the block address register I, the word count register and the control word when a parity check operation is active, and by loading block address register I when the disk arm is not on-cylinder.
- 8. Status bit 6 is checked by doing a short parity check and a very long formatting operation (the track is formatted 48 times).
- 9. Status bit 7 is checked by reading from a non-specified unit (see below). The reading is done at most 8 times.
- 10. Status bit 8 is checked by formatting a track with incorrect format data, and reading it back.
- 11. Status bit 9 is checked by reading with word count 1004B and bit 2 in ECC control loaded (long bit).
- 12. Status bit 10 is checked by doing read, compare, change one bit in the disk buffer, compare.
- 13. Status bit 11 is checked by doing read with the instructions IOX 0 three times in the waiting loop, and by doing write with the instrauction IOX 0 twice in the waiting loop.
- 14. Status bit 13 is checked by selecting specified units and by reading from non specified units (see below).
- 15. Status bit 14 is checked by doing return-to-zero-seek and initiate-seek.
- 16. Status bit 15 is loaded and read twice. Status bits 3, 4 and 12 are not checked separately. All units not specified to be tested should be turned off (stop the disk pack, turn off power in the back of the disk unit).

ND-11.013.01

K–3

- 17. Read and write are checked by reading to and writing from different buffers. Seek-complete-search is checked with no previous seek.
- 18. Read-seek-condition is checked by doing return-to-zero-seek, initiate-seek and by reading from an illegal block address.

The test repeats itself indefinitely.

All errors will be reported by error messages on the terminal.

APPENDIX L

SINTRAN III - SMD DISK DRIVER ROUTINE

Main (and only) Driver Entry:









L−4









Scanned by Jonny Oddene for Sintran Data © 2010



Scanned by Jonny Oddene for Sintran Data © 2010
APPENDIX M

DISK SPECIFICATIONS

ND 574 - 288 Mbytes Disk Unit:

Maximum number of units (ND574)/controller (ND558): 4.

Size:	Height: 91.4 cm Width: 58.4 cm Depth: 91.4 cm
Weight:	252 kg.
Temperature:	Operating: 155.5 ⁰ to 32 ⁰ C. Gradient: 6.6 ⁰ C/hour.
Humidity:	Operating: 20% to 80%. No condensation.
Altitude:	Operating: 305 m to 2000 m.
Power Requirement:	Voltage: 220 VAC + 7 $-$ 14. Effect: Operating $-$ 1300w; Standby $-$ 500w. Frequency: 50Hz + 0.5 $-$ 1.0.
Spindle Speed:	3600 r/minute.
Seek Characteristics:	Mechanism: voice coil, driver by servo loop. Maximum seek time: 55 ms. One track seek time: 6 ms. Average seek time: 30 ms.
Latency:*	Average: 8.3 ms. Maximum: 16.6 ms.

*Values given for 3600 r/minute spindle speed. Latency time is defined to be the time required to reach a specified sector after drive is on-cylinder (seek completed).

Disk Pack:	Type: ND575 or equivalent. Disks/pack: 12 (top and bottom for protection only) Data surfaces: 19. Servo surfaces 1. Data tracks/surface: 823. Tracks/cm: 151 Sectors/track: 18
Data Capacity (formatted):	Sector: 512 words (1/2 K words) Track: 9.216 words (9 K words) Cylinder: 175.104 words (175 K words) Disk Pack: 144.110.592 words (144 M words) = 288 M bytes.
Transfer Rate:	Bit rate: 9.677 M bits/s Word rate: 605 K words/s
Recording:	Mode: Modified Frequency Modulation (MFM) Bit Density: 1590 bits/cm for outer track Bit Density: 2377 bits/cm for inner track



ND574 288 MBYTES DISK UNIT

ND 576 - 37 Mbytes Disk Unit and ND 572 - 75 Mbytes Disk Unit

Maximum number of units (ND576) or (ND572)/controller (ND558): 4.

Size:	Height: 86.4 cm Width: 48.9 cm Depth: 85.1 cm
Weight:	110.1 kg.
Temperature:	Operating: 15.5 ⁰ C to 32 ⁰ C. Gradient: 6.6 ⁰ C/hour.
Humidity:	Operating: 20% to 80%. No condensation.
Altitude:	Operating: -305 m to 3050 m.
Power Requirements:	Voltage: 220 VAC + 15 – 25. Effect: Operating – 700w; Standby – 300w. Frequency: 50 Hz + 0.5 – 1.0.
Spindle Speed:	3600 r/minute.
Seek Characteristics:	Mechanism: voice coil, driven by servo loop. Maximum seek time: 55 ms. One track seek time: 7 ms. Average seek time: 30 ms.
Latency:*	Average: 8.3 ms Maximum: 16.6 ms.

*Values given for 3600 r/minute spindle speed. Latency time is defined to be the time required to reach a specified sector after drive is on-cylinder (seek completed).

Disk Pack:	Type: 37 Mbytes: ND577. Type: 75 Mbytes: ND573 or equivalent. Disks/pack: 5 (top and bottom for protection only) Data surfaces: 5. Servo surface: 1. Data tracks/surface: 37 Mbytes: 411 - 75 Mbytes - 823. Tracks/inch: 37 Mbytes - 75.6; 75 M bytes - 151. Sectors/track: 18.
Data Capacity (formatted):	Sector: 512 words (1/2 K) Track: 9.216 words (9 K) Cylinder: 46.080 words (46 K) Disk pack: ND576; 18.938.880 words — 37.877.760 bytes. Disk pack: ND572; 37.923.840 words — 75.847.680 bytes.
Transfer Rate:	Bit rate: 9.677 M bits/s. Word rate: 605 K words/s.
Recording:	Mode: Modified Frequency Modulation (MFM) Bit density: 1590 bits/cm for outer track. Bit density: 2377 bits/cm for inner track.



ND576 37 MBYTE DISK UNIT ND572 75 MBYTE DISK UNIT

ECC DISK CONTROLLER PROGRAMMING SPECIFICATIONS

N.1 DISK DEVICE REGISTER ADDRESS

The IOX instruction can address two banks of registers. Which bank is being addressed is controlled by bit 15 of the Control Word Register (CWR).

The codes below are relevant for Disk System I. Each disk system may consist of 4 disk units. For Disk System II, add 10₈ to the specified codes.

	CWR bit $15 = 0$	CWR bit $15 = 1$
IOX 1540:	READ CORE ADDRESS	READ CORE ADDRESS
IOX 1541:	LOAD CORE ADDRESS	LOAD CORE ADDRESS
IOX 1542:	READ SEEK CONDITION	READ ECC COUNT
IOX 1543:	LOAD BLOCK ADDR I	LOAD BLOCK ADDR II
IOX 1544:	READ STATUS REGISTER	READ ECC PATTERN
IOX 1545:	LOAD CONTROL WORD	LOAD CONTROL WORD
IOX 1547:	LOAD WORD COUNT	LOAD ECC CONTROL

Each transfer is limited to one track (18 sectors) of data.

IOX 1546: READ BLOCK ADDRESS I READ BLOCK ADDRESS II

This instruction is implemented for maintenance purposes only. By first loading, a control word with bit 3 (Test Mode), this instruction will return the previously loaded block address to the A register.

N-1

ND-11.013.01 Revision A

N.2 DISK FORMAT

N.2.1 Disk Address

There are two block address registers that both have to be loaded to completely specify a disk address. The formats are:

Block Address Register I:

<u>15 14</u>		9	8	7	6		3	2	1	0
	SURFACE					SECTOR				

Bits 0-7: Sector number, 18 per track (0-17) Bits 8-15: Surface number; - for 38/75 Mbytes disk, 5 maximum (0-4) - for 288 Mbytes disk, 19 maximum (0-18)

Block Address Register II:

15	14		 210
		CYLINDER	

Bits 0-15: Cylinder number;

- for 38 Mbytes disk - 411 maximum.

- for 75/288 Mbytes disk - 823 maximum.

N.3 CONTROL WORD

N.3.1 Control Word Content

Bit:

- 0 Enable interrupt on device not active
- 1 Enable interrupt on errors
- 3 Test mode
- 4 Device clear (clear the active flip-flop) and controller error bits
- 5 Address bit 16 6 Address bit 17 } Extension of core address register
- 7-9 Unit select (maximum 4 units)
- 10 Marginal recovery cycle
- 11-14 Device operation code
- 15 Register multiplex bit

ND-11.013.01 Revision A

N.3.2 Select Unit

When a control word is loaded, the disk unit number (0-7) has to be set up in bits 7-9.

N.3.3 Marginal Recovery Cycle

The marginal recovery cycle (control word bit 10) may be used in connection with read operation codes M0, M2 and M3 as defined in Section N.3.4. These control bits are included to be an aid in recovering marginal data. For consecutive read transfers with this bit set the controller will cycle through the following conditions:

1	marginal read:	Servo offset positive, data strobe early
2	marginal read:	No servo offset, data strobe early
3	marginal read:	Servo offset negative, data strobe early
4	marginal read:	Servo offset positive, nominal data strobe
5	marginal read:	Servo offset negative, nominal data strobe
6	marginal read:	Servo offset positive, data strobe late
7	marginal read:	No servo offset, data strobe late
8	marginal read:	Servo offset negative, data strobe late
9=	1, etc.	

N.3.4 Device Operation

All device operation codes will be activated when the code is given together with bit 2 (activate device). For all codes except M6, the correct unit number must also be selected.

Bit	14	13	12	11		
	0	0	0	0	MO	Read Transfer
	0	0	0	1	M1	Write Transfer
	0	0	1	0	M2	Read Parity Transfer
	0	0	1	1	M3	Compare transfer
	0	1	0	0	M4	Initiate Seek
	0	1	0	1	M5	Write Format
	0	1	1	0	M6	Seek Complete Search
	0	1	1	1	M7	Return to Zero Seek
	1	0	0	0	M8	Run ECC Operation

M0 Read Transfer

This operation causes the controller to transfer data from the disk to the computer memory. The number of blocks transferred depends upon the word count as defined by the word count register.

M1 Write Transfer

Transfer of data from the computer memory to the disk.

M2 Read Parity Transfer

The controller will check the parity on the *address* and *data* of the sectors specified. Data is transferred to the controller and the check word for both the address field and the data field of a sector is compared with the correct check word as generated by the controller. No data transfer to the computer memory is performed.

M3 Compare Transfer

This function is included to positively check the data written on the disk. During compare transfer the controller compares the data read from the disk and data from the computer memory is compared bit by bit. Mismatch causes compare error to be set.

M4 Initiate Seek

This function is included to enable a unit to position the heads prior to a data transfer. The heads will be positioned according to the contents of the Block Address register. As soon as this function is accepted by the disk, the operation will be completed.

M5 Write Format

Together with a switch on a card in the interface set, this function will cause the controller to write the address field within each sector.

M6 Seek Complete Search

This function will enable the controller to go in a waiting state until any unit has completed a seek. This function is independent of the unit select code in the control word.

M7 Return to Zero Seek

This will cause the selected disk to perform a seek to cylinder 0 and will also clear the seek error bit in the unit.

M8 Run ECC Operation

This function will, when a data error has occurred, initiate the hardware operation that determines if the error is correctable or uncorrectable. If the error is correctable, the error pattern and its displacement within the data field is computed.

N.4

READ SEEK CONDITION

Bits 0-7: Seek Complete

Seek complete status for untis 0-7. True if the unit has moved the heads to the correct cylinder or a seek error has occurred and the heads are under the sector number prior to the one specified by the block address loaded before the initiate seek commands for that unit has first been issued.

Thus, after an initiate seek command is given, the Seek Complete bit for that unit will appear once per revolution after the unit is positioned on the correct cylinder, or a seek error has occurred. The condition will last until a transfer command is given.

Bits 8-10: Unit Select

The unit number as loaded by the last control word.

Bit 11: Seek Error

Seek error for the selected unit. This signal indicates that the unit was unable to complete a move within 500 ms, or that the heads have moved to a position outside the recording field, or that an address greater than the maximum number of tracks has been selected.

This signal will only be cleared by performing a Return to Zero command on the unit.

- Bit 12: Not defined.
- Bit 13: ECC Correctable

After the hardware ECC operation M8 has been performed after a data error, this bit signals that the error is correctable and that the ECC Count and ECC Pattern Registers contain valid information for correction of the data. The bit is reset by Reset ECC (ECC Control register bit 0) or Device Clear.

Bit 14: ECC Parity Error (STS bit no. 7)

This bit signals that a hardware fault condition exists in the ECC polynomials. This condition will also set bit 7 of the status word register and hence trigger an error interrupt if this is enabled. The error is reset by the Reset ECC signal (ECC Control register bit 0) or by Device Clear Signal (CWR bit 4). The error is forced set when ECC Control Register bit 1 is active (Force Parity Error).

Bit 15: Address Field

This bit indicates that the last field read from the disk was the address field within a sector (used for ECC processing after a data check only).

READ STATUS

N.5

Status Word:

Bit 0:	Controller not active interrupt enabled
Bit 1:	Error interrupt enabled
Bit 2:	Controller active
Bit 3:	Controller finished with a device operation
Bit 4:	Inclusive OR of errors (bits 5-13)
Bit 5:	Illegal load, i.e., load while status bit 2 is true or load of block address while the unit is not on cylinder
Bit 6:	Timeout
Bit 7:	Hardware error (disk fault + missing clocks + missing servo clocks + ECC parity error)
Bit 8:	Address mismatch
Bit 9:	Data error
Bit 10:	Compare error
Bit 11:	DMA channel error
Bit 12:	Abnormal completion
Bit 13:	Disk unit not ready
Bit 14:	On cylinder
Bit 15:	Register multiplex bit (from CWR bit 15)

N.6 ECC COUNT REGISTER (ECR)

When a correctable data error has been detected, this register will contain the bit displacement from the beginning of the data field to the last bit in error of the error burst.

N.7 ECC PATTERN REGISTER (EPR)

- Bits 0-10: Contain the RIGHT justified error pattern, such that the last bit in error always occupies bit position 0 of this register. This pattern (the contents of this register bits 0-10) should be exclusively OR'ed with the data in the CPU memory at the proper location.
- Bits 11-14: Set to logical "one".
- Bit 15: Register Multiplex bit (from CWR bit 15)

N.8

Bit 0:

Reset ECC

This bit will cause the ECC polynomials to reset to the zero initial state. This function is only used when a data error has occurred, otherwise the polynomials automatically go to the zero state upon completion of a Read or Write. Device Clear function will also reset ECC.

Bit 1:

TST — Force Parity Error

Used for maintenance purposes only. This bit will force ECC parity error to be set.

Bit 2:

Long

Used for maintenance purposes only. When a sector is read or written, the data field of the sector is extended by 64 bits (the length of the ECC appendage plus "end of record" byte). The data and the extra bits are read into or written from the memory of the CPU. This function is used to diagnose the operation of the ECC circuits and can be used with the following Device Operations: M0, M1, M2 and M3.

This bit is "echoed" in ECR bit 14.

· · ·

. .

.

ěěě	ĕĕĕ.	

NORSK DATA A.S Postboks 4, Lindeberg gård Oslo 10, Norway

ND-11.013.01

COMMENT AND EVALUATION SHEET

ERROR CORRECTION CONTROL (ECC) DISK CONTROLLER OCTOBER 1978

In order for this manual to develop to the point where it best suits your needs, we must have your comments, corrections, suggestions for additions, etc. Please write down your comments on this preaddressed form and post it. Please be specific wherever possible.

FROM

.

Scanned by Jonny Oddene for Sintran Data © 2010

Scanned by Jonny Oddene for Sintran Data © 2010

C

- we make bits for the future

NORSK DATA A.S BOX 4 LINDEBERG GARD OSLO 10 NORWAY PHONE: 39 16 01 TELEX: 18661

Scanned by Jonny Oddene for Sintran Data © 2010