

Norsk Data A.S  
Technical Writing

NORD-10/S  
MICROPROGRAM

NORSK DATA A.S

**MASTER COPY**

DO NOT REMOVE

06.010.01


Norsk Data A.S.  
Technical Writing

**NORD-10/S  
MICROPROGRAM**


This manual is in loose leaf form for ease of updating. Old pages may be removed and new pages easily inserted if the manual is revised.

The loose leaf form also allows you to place the manual in a ring binder (A) for greater protection and convenience of use. Ring binders with 4 rings corresponding to the holes in the manual may be ordered in two widths, 30 mm and 40 mm. Use the order form below.

The manual may also be placed in a plastic cover (B). This cover is more suitable for manuals of less than 100 pages than for large manuals. Plastic covers may also be ordered below.



A Ring Binder



B Plastic Cover

Please send your order to the local ND office or (in Norway) to:

Documentation Department  
Norsk Data A.S  
P.O. Box 4, Lindeberg gård  
Oslo 10

---

## ORDER FORM

I would like to order

..... Ring Binders, 30 mm, at nkr 20,- per binder

..... Ring Binders, 40 mm, at nkr 25,- per binder

..... Plastic Covers at nkr 10,- per cover

Name .....

Company .....


Address .....

City .....

## **REVISION RECORD**

Revision	Notes
02/78	PRELIMINARY ISSUE

NORD-10/S Microprogram  
Publication No. ND-06.010.01



NORSK DATA A.S.

Lørenveien 57, Postboks 163 Økern, Oslo 5, Norway

## TABLE OF CONTENTS

+ + +

<i>Section:</i>		<i>Page:</i>
<b>1      INTRODUCTION</b>		<b>1-1</b>
1.1    Philosophy of Microprogramming		1-1
1.2    Micro Processor Instruction Set		1-2
1.3    Microprogram Control		1-2
1.4    Entry Point Generator		1-4
1.5    The OR Logic		1-5
<b>2      MICROINSTRUCTION DESCRIPTION</b>		<b>2-1</b>
2.1    The Arithmetic Microinstruction		2-1
2.2    The Interblock Microinstruction		2-9
2.3    The Jump Microinstruction		2-11
2.4    The Loop Microinstruction		2-13
<b>3      THE MICROPROGRAM</b>		<b>3-1</b>
3.1    MICMAC – Micro MAC Mnemonic Table		3-1
3.2    NORD-10 Instructions and their Corresponding Entry-Points		3-8
3.2.1    Special Entry Points		3-9
3.3    Labels Referenced in NORD-10 Microprogram		3-10
3.4    The Microprogram Listing		3-11

*Figures:*

1.1    Micro Instruction's Bit Assignment	1-3
1.2    CPU Control Section	1-7
2.1    Arithmetic $\mu$ -instruction -- Bit Assignment I	2-2
2.2    Arithmetic $\mu$ -instruction -- Bit Assignment II	2-4
2.3    Special Case 1	2-5
2.4    Special Case 1 – Illustration	2-6
2.5    Special Case 2	2-7
2.6    Special Case 3	2-8
2.7    Interblock $\mu$ -instruction – Bit Assignment	2-10
2.8    Jump $\mu$ -instruction – Bit Assignment	2-12
2.9    Loop $\mu$ -instruction – Bit Assignment I	2-14
2.10   Loop $\mu$ -instruction – Bit Assignment II	2-15

**READERS – Please Note!!!!**

We frequently refer to the NORD computer in this manual as "NORD-10". However, this **does not** mean that it only applies to NORD-10 users. Please note that it **also** applies to NORD-10/S, NORD-12 and NORD-42 users. We have written "NORD-10" merely for convenience sake.

## 1

## INTRODUCTION

The microprogram is designed to implement, in hardware, the instruction set of NORD-10, NORD-42 and NORD-10/S.

The microprocessor instruction set consists of four micro-instructions.

This manual describes the exact format of the four different micro-instructions together with some examples of usage.

The micro-instructions are stored in a 1k × 32 bits Read Only Memory — ROM.

Chapter 7 contains a listing of the  $\mu$ -program.

The ROM is logically divided into the following sections:

- $\mu$ -programmed execution of NORD's 10/S, 10, 42 instruction repertoire
- $\mu$ -programmed operator panel driver
- $\mu$ -programmed operator communication in stop mode MOPC
- $\mu$ -programmed bootstrap loader
- $\mu$ -programmed memory check

## 1.1

### *PHILOSOPHY OF MICROPROGRAMMING*

Microprogramming is primarily an orderly and systematic means of implementing control logic. By using microprogrammed control, the CPU control section may be broken down into well-defined subsections. This approach simplifies design, documentation and testing.

Flexibility is an advantage of microprogramming: new instructions may be added without changing hardware design or test methods. Alternate instruction sets are available: at present one of two floating point forms may be ordered; 32 bit or 48 bit.

## 1.2

*MICRO PROCESSOR INSTRUCTION SET*

The microprocessor instruction set consists of four instructions. These are ARITHMETIC, INTERBLOCK, JUMP and LOOP. This chapter deals with the exact format of these four instructions together with examples on how they may be used.

The operation code is contained in bits 30 and 31 in the Read Only Memory – ROM.

ROM 31	ROM 30	Instruction
0	0	ARITHMETIC
0	1	INTERBLOCK
1	0	JUMP
1	1	LOOP

Refer to Figure 1.1. The format shown applies to Read Only Memory and not Microinstruction Register – MIR. The two are not necessarily identical, due to the function of the OR logic.

The four instructions will be described in the following figure.

## 1.3

*MICROPROGRAM CONTROL*

The CPU control logic transforms the content of the instruction register (IR) into a sequence of actions on CPU registers, memory and/or I/O system. These actions are controlled by a set of control signals to registers, selectors, arithmetic elements, memory, I/O system, etc. In a non-microprogrammed machine, these signals are derived directly from the instruction register and a large and complicated Time Counter/Cycle Counter. This type of control logic is not easily structured and is difficult to describe and understand.

A block diagram of the transformation from machine instructions (IR) into a sequence of microinstructions is shown in Figure 1.2. Each NORD machine instruction is executed by a sequence of one or more micro-instructions, a microprogram routine.

## ARITHMETIC:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP					A R S E L		C Y C L E	C H L E V	S S A V E	OR SPECS	C O N D	TC		DEST		B		A													

## INTERBLOCK:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP					A R S E L		C Y C L E	D I R E C T	S S A V E	OR SPECS		LEVEL		DEST		B		A													

## JUMP:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP	C P R				A I V	0		0	0	0	0	0	0	0	C O N D	TC		ADDRESS (ABSOLUTE)													

## LOOP:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OP					ALU		ALT ALU	S S A V E	O R S H T	0	0	S H R	SH IFT TYPE	S H 3 2	0	S E T M	TG CONT		B		TERM	D I V I N P	A L T T S P								

Figure 1.1: Micro Instruction's Bit Assignment

The microprogram entry point is generated from the machine instruction operation code by hardware. This corresponds to the instruction decoding in a non-microprogrammed machine. The microprogram is controlled by a microprogram counter, which points to the next microinstruction to be executed from the Read Only microprogram memory (ROM). Branching may be done by the microinstruction JUMP. The microinstruction counter may be read, thus providing a simple subroutine capability. ROM word length is 32 bits. ROM content is clocked into the microinstruction register, MIR, at the end of each microinstruction. The microword contains information to establish the setting of the control lines for each cycle.

Since the microword (32 bits) is not sufficient to establish the setting of all the control lines, the microword is divided into four groups or instructions, given by ROM bits 31 and 30. The remainder of the 30 bits are in some of the instructions divided into fields having the same meaning in different instructions.

The microinstruction format is tailored to the CPU structure, while keeping the target instruction set (NORD-10) in mind in order to maintain execution efficiency. Many control signals are taken directly from MIR outputs, while others are derived by simple logic from MIR bits and a small Time Counter.

#### 1.4 ENTRY POINT GENERATOR

Refer to Figure 1.2 for the following discussion.

A microprogram terminates by fetching the next machine instruction to be executed. The instruction is placed in the instruction register (IR). The Entry Point Generator (EPG) will then generate a unique address (Entry Point) based on the content of the instruction register (IR). This address will be clocked into the microprogram counter (MPC).

Entry points for all NORD-10 instructions which do not have sub-instruction fields, are  $100_8$ ,  $102_8$ , . . . ,  $172_8$  for operation codes 0, 1, . . . ,  $35_8$ , respectively; i.e., the Entry Point equals  $100 + (\text{operation code}) \cdot 2$ .

*Example:*

$$\text{LDA} - \text{opcode (bits 11, 12, 13, 14 and 15)} = 01001 = 11_8$$

$$\text{Entry point} = 100 + 11_8 : 2 = 122_8$$

In location  $122_8$  in ROM, resides the first (of two) microinstructions which constitutes the microprogram for the LDA instruction.

A spacing of two locations between the Entry Points is chosen, due to the fact that most of these microprograms occupy two locations of ROM. This applies to the instructions:

LDA, LDX, LDT,  
STA, STX, STT, STZ,  
JMP, JPL.

Some other instructions, such as FSB, FAB, FMU, FDV, STF, etc., require more than two locations, but a jump to another address in the ROM where the rest of the microprogram for relevant instruction resides is executed.

For all other instructions, the Entry Point is generated according to a spacing of 16 between the EP's for the main instruction operation code such as CJP, ROP, etc. Refer to table "EP for Instructions with Sub-instructions".

Section 3.2 gives the entry points for the NORD-10 instructions.

## 1.5 THE OR LOGIC

The instruction set for the NORD-10 may be divided into two main groups:

1. Instructions well defined by the operation code (upper 5 bits), will not require an OR logic to be implemented.

*Example:*

LDA, STA, ADD, AAA, SAA.

2. Instructions not completely defined by the operation code are defined by their subinstruction field. The subinstruction field will give additional information to the operation code.

*Example:*

- The subinstruction field of a SHIFT instruction will give information about shift direction and shift method.
- The subinstruction field of a SKIP instruction will give information about a skip condition.

To reduce the number of Entry Points in the ROM (not having one for each combination of subinstruction field) the OR logic is introduced to take information directly from the subinstruction field in the Instruction Register (IR) to the Micro-Instruction Register (MIR). The ROM bits 16, 17 and 18 (8 combinations) decide which IR bits are to be transferred to MIR.

The subinstruction field (giving the large instruction reportare combinations) gives, by means of the OR logic, the microprocessor the necessary information through a minimum of logic.

From Figure 1.2 we can see that micro-instruction register (MIR) bits 0-15 is the output from the OR logic. Table 1.1 describes the origin of the MIR 0-15 for the 8 different OR specifications.




Figure 1.2: CPU Control Section

OR Specifications				MIR 0-15								Comments							
No.	Name	MNE	Instr.	15	14	13	12	11	10	9	8	7	6	4	3	2	1	0	
0	NO OR	-	-	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
1	OR for BOP without Dest.	ORBWO	ARIT	16	15	14	13	R11	R10	R9	R8	R7	R6	R5	R4	0	I2	I1	I0
		ARIT	ARIT	16	15	14	13	R11	R10	R9	R8	R7	R6	R5	R4	1	0	0	If I0-2 ≠ 0
		INTB	INTB	16	15	14	13	R11	R10	R9	R8	R7	R6	R5	R4	0	I2	I1	I0
		INTB	INTB	16	15	14	13	R11	R10	R9	R8	R7	R6	R5	R4	1	0	0	If I0-2 ≠ 0
		INTB	INTB	16	15	14	13	R11	R10	R9	R8	R7	R6	R5	R4	1	1	0	If I0-2 = 0
3	OR for BOP with Dest.	ORBW	ARIT	16	15	14	13	0	I2	I1	I0	R7	R6	R5	R4	0	I2	I1	I0
		ARIT	ARIT	16	15	14	13	1	0	0	0	R7	R6	R5	R4	1	0	0	If I0-2 ≠ 0
		INTB	INTB	16	15	14	13	0	I2	I1	I0	R7	R6	R5	R4	R3	R2	R1	R0
		INTB	INTB	16	15	14	13	1	1	0	0	R7	R6	R5	R4	R3	R2	R1	R0
		INTB	INTB	16	15	14	13	1	1	0	0	R7	R6	R5	R4	R3	R2	R1	R0
4	OR for SKP, SHT	ORSHT	ARIT	R15	I10	I9	I8	R11	R10	R9	R8	R7	I2	I1	I0	0	I5	I4	I3
		ARIT	ARIT	R15	I10	I9	I8	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
		LOOP	LOOP	I5	I10	I9	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R0
5	OR for ROP	ORROP	ARIT	R15	R14	R13	R12	0	I2	I1	I0	R7	I2	I1	I0	0	I5	I4	I3
		ARIT	ARIT	R15	R14	R13	R12	0	I2	I1	I0	R7	0	0	0	0	I5	I4	I3
6	OR for SWAP cycle 2	ORSW2	ARIT	R15	R14	R13	R12	0	I2	I1	I0	R7	I2	I1	I0	0	I5	I4	I3
		ARIT	ARIT	R15	R14	R13	R12	0	I2	I1	I0	R7	R6	R5	R4	R3	R2	R1	R0
7	OR for SWAP cycle 3	ORSW3	ARIT	R15	R14	R13	R12	0	I5	I4	I3	R7	I2	I1	I0	0	I5	I4	I3

COND. = CONDITIONAL

Ix<sub>x</sub> = IR<sub>xx</sub>  
Rx<sub>x</sub> = ROM<sub>xx</sub>ARIT = ARITHM  
INTB = INTERBLOCK

Table 1.1: OR Specifications

## 2

**MICROINSTRUCTION DESCRIPTION**

## 2.1

***THE ARITHMETIC MICROINSTRUCTION***

This is the most frequently used  $\mu$ -instruction in the microprogram. It is used to perform arithmetical as well as logical operations. Refer to Table 2.1.

This  $\mu$ -instruction is used to set up memory communication (cycle specifications).

For communication with the internal registers three special cases of the instruction exist. Those cases are illustrated in Figures 2.3, 2.4, 2.5, and 2.6.

If bit 15 in an ARITHMETIC instruction is set, the execution of the microinstruction is dependent on the result of a specified test.

The CARM instruction is a conditional ARITHMETIC instruction using the most significant unit.

For a CARM instruction, the arithmetical or logical operation specified will not be executed if the result of the specified test is false. Any cycle specification will, however, be executed.

Note: It is the result of a previous arithmetical or logical operation using the most significant unit, which is tested.

## ARITHMETIC:

OP CODE	ALU	R S E	L E	C Y C L E	S V E	L A V	C O N D	TEST COND	DEST	B Operand	A Oper	0
0 0												

MIR: 29-25  
Main arithmetic function select code. See Table 2.1.

MIR 20. CHLEV  
Causes clocking of register P1L and PVL used by the change level routine

MIR 23 CYCLE  
MIR 22 MNE

Specify addressing under access to main memory

0 No action  
1 Eff. addr. to R (no request)  
2 P reg. to R (no request)  
3 Fetch request, P register enabled

CEATR  
CPTR  
CFC  
CWR1  
CWR2  
CW  
CRR1  
CR

4 Writer request, prev. add. plus 1  
5 Write request, eff. addr. enabled  
6 Read req., prev. add. plus 1  
7 Read request, eff. addr. enabled

TEST COND		CARM	
MIR	15 = 1		
MIR	14	13	12
MNE			

OR SPECIFICATIONS		
ROM	18	17
MNE		
0 No OR		ORBW
1 OR for BOP without destination		ORBW ORSKP ORSHT ORROP ORSW2
2 Undefined		ORB OR for SKP OR for SHT OR for ROP 6 OR for SWAP cycle 2 7 OR for SWAP cycle 3
3 OR for BOP with dest		OR OR for dest
4 OR for SKP		ORSKP
5 OR for ROP		ORROP
6 OR for SWAP cycle 2		ORSW2
7 OR for SWAP cycle 3		ORSW3

MIR: 19 SAVE CARRY & OVERFLOW (SACO)	Specifies setting of STATUS register bits 4 (Q), 5 (O), and 6 (C), according to the result of the arithmetic operation.		
5 SIGN NEG	B < A	S = 1	SNEG
6 NEG TEST	B < A	S = 0	NEG
7 NEG MAGN	S < O = 1	B < A	NEGM
	C = 0		

Figure 2.1: Arithmetic μinstruction – Bit Assignment /

					LOGICAL OPERATION MIR 29 = 1		ARITHMETIC OPERATIONS MIR 29 = 0	
MIR				Function	Mne	Function	Mne	
28	27	26	25					
0	0	0	0	$\bar{B}$	BDIRC	B-1	BM1	
0	0	0	1	$\bar{B} \cdot A$	ANDC			
0	0	1	0	$\bar{B} + A$	ORCB	B-A-1	BMAM1	
0	0	1	1	LOGICAL 1	ONE	B	BD1	
0	1	0	0	$\bar{B} + A$	ORC			
0	1	0	1	$\bar{A}$	ADIRC	B + A + carry	PLUS ADDC	
0	1	1	0	$B \nabla A$	EXORC	(B-A-1) + carry	BMAM1 ADDC	
0	1	1	1	$B + \bar{A}$	ORCA			
1	0	0	0	$\bar{B} \cdot A$	ANCB			
1	0	0	1	$B \nabla A$	EXOR	B + A	PLUS	
1	0	1	0	A	ADIR			
1	0	1	1	B + A	OR			
1	1	0	0	LOGICAL 0	ZERO			
1	1	0	1	$B \cdot \bar{A}$	ANDCA	B + A + 1	PLUS ADD1	
1	1	1	0	$B \cdot A$	AND	B-A	BMINA	
1	1	1	1	B	BDIR	B+1	BDI ADD1	

Table 2.1: *Function Select Codes*

ARITHMETIC:

31	30	29		25	24	23		21	20	19	18		16	15	14		12	11		8	7		4	3		0
OP		ALU		A	R	S		C	S		O		T	C			DEST	B		A						
0	0																									

DESTINATION

0	Zero	10 STATUS	SC	10 Shift counter	SC	0 Zero	10 STATUS	S
1	D reg.	11 Shift reg.	SH	11 Shift register	SH	1 D reg.	11 $\Delta$ H reg.	DH
2	P reg.	12 Special case 1		12 Special case 2		2 P reg.	12 Special case 3	
3	B reg.	13 Shift counter	SC	13 Sum register	AC	3 B reg.	13 H reg.	
4	L reg.	14 Scratch reg.	SCR	14 1/2 * AC	HAC	4 L reg.	14 Scratch reg.	SCR
5	A reg.	15 Not used		15 2 * AC		5 A reg.	15 R reg.	
6	T reg.	16 Saved P	SP	16 Not used		6 T reg.	16 Saved P reg.	SP
7	X reg.	17 Saved STATUS (Scratch II)	SS	17 Not used		7 X reg.	17 Saved STATUS (Scratch II)	SS

B-OPERAND

0	Zero	10 STATUS	SC	10 Shift counter	SC	0 Zero	10 STATUS	S
1	D reg.	11 Shift reg.	SH	11 Shift register	SH	1 D reg.	11 $\Delta$ H reg.	DH
2	P reg.	12 Special case 1		12 Special case 2		2 P reg.	12 Special case 3	
3	B reg.	13 Shift counter	SC	13 Sum register	AC	3 B reg.	13 H reg.	
4	L reg.	14 Scratch reg.	SCR	14 1/2 * AC	HAC	4 L reg.	14 Scratch reg.	SCR
5	A reg.	15 Not used		15 2 * AC		5 A reg.	15 R reg.	
6	T reg.	16 Saved P	SP	16 Not used		6 T reg.	16 Saved P reg.	SP
7	X reg.	17 Saved STATUS (Scratch II)	SS	17 Not used		7 X reg.	17 Saved STATUS (Scratch II)	SS

A-OPERAND


0	Zero	10 STATUS	SC	10 Shift counter	SC	0 Zero	10 STATUS	S
1	D reg.	11 Shift reg.	SH	11 Shift register	SH	1 D reg.	11 $\Delta$ H reg.	DH
2	P reg.	12 Special case 1		12 Special case 2		2 P reg.	12 Special case 3	
3	B reg.	13 Shift counter	SC	13 Sum register	AC	3 B reg.	13 H reg.	
4	L reg.	14 Scratch reg.	SCR	14 1/2 * AC	HAC	4 L reg.	14 Scratch reg.	SCR
5	A reg.	15 Not used		15 2 * AC		5 A reg.	15 R reg.	
6	T reg.	16 Saved P	SP	16 Not used		6 T reg.	16 Saved P reg.	SP
7	X reg.	17 Saved STATUS (Scratch II)	SS	17 Not used		7 X reg.	17 Saved STATUS (Scratch II)	SS

$\Delta$  H = least significant 8 bits of H register

Figure 2.2. Arithmetic  $\mu$ -instruction – Bit Assignment //


## ARITHMETIC

TRR – Output from Processor



NOTE: ALL numbers are in octal


**Figure 2.3: Special Case 1**



ND-06.010.01

Figure 2.4: Special Case 1 – Illustration

ARITHMETIC



**BIT 12-15 DEFINED BIT NO. (Position) TO BE SET IN SELECTED DESTINATION REGISTER OR THE AC REGISTER**


MNE		S	SH	SC	SCR	SP	SS
0	None	10	STATUS				
1	D register	8	Shift register				
2	P register	11	Illegal				
3	B register	12					
4	L register	13	Shift counter				
5	A register	14	Scratch register				
6	T register	15	Not used				
7	X register	16	Saved P				
		17	Saved STATUS (Scratch II)				

**EXAMPLE E.**

**LOGM BDIR B, B4 D, SCR % 20 (BIT 4 = 1) → SCR**  
**ARM CR BM1 B, B5 D, SS % 40 (BIT 5 = 1) → SS ) : 37 → SS**

Figure 2.5: Special Case 2

## ARITHMETIC



**Figure 2.6:** Special Case 3


**NOTE:** All numbers are in octal. On Memory Control the TRXX signals are in decimal.

ND-06.010.01

## 2.2

*THE INTERBLOCK MICROINSTRUCTION*

Refer to Figure 2.7. The INTERBLOCK microinstruction is used for interlevel communication, i.e., for implementing the IRR and IRW instruction. The Interblock instruction is also used by the microprogram for saving and returning of information from scratch registers on different levels. Bit 20 is used for defining the direction of communication as described in Figure 2.7. The two levels to communicate between is always the current level, as specified by PIL — Current Program Level indicator, and the level specified by bits 12 to 15.



**Figure 2.7:** Interblock  $\mu$ -instruction – Bit Assignment

### 2.3 THE JUMP MICROINSTRUCTION

Refer to Figure 3.9. The JUMP instruction may be divided into:


Undonditional JUMP	— JMP
Conditional JUMP	— CJMP
Privileged Instruction JUMP	— JMP PRIV
Computed Address Register JUMP	— JMP, CAR

The JMP instruction takes bits 0 - 11 as an *absolute* address.

The CJMP takes bits 0 - 11 as an absolute jump address if the specified condition is TRUE. If the specified condition is FALSE, the instruction following the CJMP will be executed.

The JMP PRIV instruction is used to generate Privileged Instruction Internal Interrupt (bit 6 in IIC if the privileged instruction executed is on Ring 0 or Ring 1). IOX, IOT and IDENT are decoded separately on 1058 Interrupt Control.

The JMP, CAR instruction is used during subroutine handling and is analogue to the EXIT machine instruction in that the absolute jump address is taken from Computed Address Register — CAR, which contains the main program return address.

Figure 2.8: *Jump μ-instruction – Bit Assignment*

## 2.4

*THE LOOP MICROINSTRUCTION*

Refer to Figure 2.10. The LOOP instruction is used in all SHIFT, MULTIPLY and DIVIDE operations. When execution of a LOOP instruction is started, the instruction will repeatedly be executed until a specified terminating condition occurs. In other words, the LOOP instruction will remain in the Microinstruction Register and no incrementing of the MPC (Microprogram Counter) will take place before the terminating condition is met.


During shift operations, for instance, the LOOP instruction will be executed as many times as the number of shifts specified.


The LOOP instruction may specify any arithmetical or logical operation as for the ARITHMETIC instruction. However, the LOOP instruction may specify operations on both ALU's in the same instruction (depending on bit 0). The LOOP instruction may, thus, effectively operate a 32 bits ALU. This is the case for all floating and double precision instructions.

Refer to Figure 2.10. Bit 0 controls the Alternative Arithmetic function select. If bit 0 = 0, the alternative function select will be used by both ALU's if the most significant arithmetic module's shift register bit 15 ( $SH_{31}$ ) = 1. This is used by the multiply routines.

When bit 0 = 1, the alternative function select will be used if least significant arithmetic module's shift register bit 0 ( $SH_0$ ) = 1. This is used by the divide routines.

LOOP

Figure 2.9: Loop  $\mu$ -instruction – Bit Assignment /



**Figure 2.10:** Loop  $\mu$ -instruction – Bit Assignment //

## 3 THE MICROPROGRAM

3.1 *MICMAC – MICRO MAC MNEMONIC TABLE*

A,A	A register as A-operand
A,B	B register as A-operand
A,D	D register as A-operand
AC	Temporary Sum or Accumulator Register
ADD1	Forced Carry Input
ADDC	Add Carry Input
A,DH	Lower 8 bits of H with sign extension as A operand
ADIR	A-operand Direct through Arithmetic = A
ADIRC	A-operand Direct Complemented = $\bar{A}$
A,H	H register as A-operand
A,IO	Special Case, internal Register specified as B-operand to H register
A,L	L register as A-operand
ALD	Automatic Load Descriptor
AND	Logical AND = A · B
ANDC	AND compliment – NAND = $\bar{A} \cdot \bar{B}$
ANDCA	$\bar{A} \cdot B$
ANDCB	$A \cdot \bar{B}$
A,P	CP register as A-operand
A,R	R register as A-operand
ARL	Arithmetic operation least significant unit
ARM	Arithmetic operation most significant unit

A,S	STATUS as A-operand
A,SCR	SCRATCH register as A-operand
ASH0	Alternative ALU specs. if SH0 = 1
ASH31	Alternative ALU specs. if SH31 = 1
A,SP	SAVED P as A-operand
A,SS	SAVED STATUS as A-operand
A,T	T register as A-operand
A,X	X register as A-operand
A,Z	Zero as A-operand
B,A	A register as B-operand
B,AC	AC register (Temporary SUM or ACCUMULATOR) as B-operand
B,2AC	2 · AC as B-operand
B,ALD	ALD – Automatic Load Descriptor as B-operand
B,B	B register as B-operand
B,B0-17	Bit number is one in Bit Mask as B-operand
B,CAR	Computed Address Register as B-operand
B,D	D register as B-operand
BDI	B-operand direct during arithmetic operation
BDIA	B-operation direct alternative ALU Specs.
BDIR	B-operand direct during logical operation
B,HAC	1/2 AC as B-operand
BIO	I/O bus as source when A,IO: I/O bus as dest. when D,IO
B,IR	IR as B-operand
BIR	IR as B-operand
BIR3	IR0-3 as B-operand

B,IR3	IR0-3 as B-operand
B,L	L register as B-operand
B,LMP	Lamp register as B operand
BM	B-operand = BIT MASK
BM1	B-operand minus 1
BM1A	B-operand minus 1, alternative ALU specs.
BMAA	B-operand — A-operand alternative ALU spec.
BMAM1	B-operand — A-operand —1 (B—A—1)
BMINA	B-operand — A-operand (B—A)
B,MIS	Miscellaneous register as B-operand
BMISC	Miscellaneous register as B-operand
B,MPC	Micro Program Counter as B-operand
B,OPR	Panel Switch Register as B operand
B,P	CP register as B-operand
B,PAC	Panel Control as B-operand
B,PAS	Panel Status as B-operand
B,PES	Memory Error Status register as B-operand
B,PID	Priority Interrupt Detect as B-operand
B,PIE	PIE as B-operand
B,PIM	Decoded PIL as B-operand
B,SC	Shift Counter as B-operand
B,SH	Shift register as B-operand
B,T	T register as B-operand
B,X	X-register as B-operand
B,Z	Zero as B-operand

CALL	Jump to subroutine
,CAR	Jump address from CAR (Computed Address Register)
CARL	Conditional Arithmetic least significant unit
CARM	Conditional Arithmetic most significant unit
CEATR	Cycle 1, Effective address to R — no request
CFC	Cycle 3, Fetch
CHLEV	Change program level
CJMP	Conditional jump
CLOGM	Conditional logical operation most significant unit
CO17	Conditional bit set and condition 7
COND	Condition bit set bit 15 in ROM
CPTR	Cycle 2, Current P register to R register
CR	Cycle 7, Read contents of effective address
CRR1	Cycle 6, Read contents of effective address + 1
CW	Cycle 5, Write into effective location
CWR1	Cycle 4, Write into effective location + 1
DH	Lower 8 bits of H sign extended
DNO	Device number
D,A	A register as destination register
D,B	B-register as destination
D,D	D register as destination
D,IO	Special case, A-operand transferred to internal registers
D,L	L register as destination
D,P	CP register as destination

D,S	Status register as destination
D,SS	Saved Status as destination
D,SCR	Scratch register as destination
D,SH	Shift register as destination
D,SP	Saved P as destination
DSPL	Destination register on level specified by bits 12-15 in ROM
D,T	T register as destination
D,X	X register as destination
ENDID	End input for division
EXOR	Exclusive OR
EXORC	Exclusive OR complement
GREM	Greater Magnitude
HAC	1/2 · AC
IARM	Interblock arithmetic operation most significant unit
IR	Instruction Register
IR3	Instruction Register bit 0-3. Register number in IRO-3 as destination register
ILOGM	Interblock logical operation most significant unit
JMP	Jump
LE0-17	Level number specified
LMP	Lamp register
LOGL	Logical operation least significant unit
LOGM	Logical operation most significant unit
LOOP	Loop instruction

MIS	Miscellaneous register
MPC	Micro Program Counter
NEG	Test for negative
NEGM	Test for negative magnitude
NZERO	Test for not zero
OR	Inclusive OR
ORBW	OR for bit operations with destination
ORBWO	OR for bit operation without destination
ORC	OR complement ( $A + \overline{B}$ )
ORCA	$\overline{A} + B$
ORCAR	OR with CAR
ORCB	$A + \overline{B}$
ORIN	OR for Interblock
ORIN2	OR for Interblock
ORROP	OR for Register Operations
ORSHT	OR for Shift
ORSKP	OR for SKP
ORSW2	OR for SWAP cycle 2
ORSW3	OR for SWAP cycle 3
PAC	Panel Control Register
PAS	Panel Status Register
PCR	Paging Control Register
PES	Memory Error Status Register
PIM	Decoded PIL
PLUS	A-operand + B-operand

PLUSA	A-operand + B-operand alternative specs.
POS	Test for positive
POSM	Test for positive magnitude
PRIV	Privileged instructions
S	STATUS – Register
SACO	Save Carry and Overflow
SC	Shift Counter
SCR	Scratch Register
SH	Shift Register
SH32	32 bits shift
SHAR	Arithmetic Shift
SHLI	Link end input
SHR	Shift right
SHRO	Rotational Shift
SHZE	Zero end input
SNEG	Sign negative
SPOS	Sign positive
SS	Saved Status Register
TGAC0	TG = 1 if AC0 = 1
TGS0	TG = 1 if SUM0-31 = 0
TGSH0	TG = 1 if SH0=1
TSC0	Terminate when Shift Counter = 0
TSH31	Terminate when Shift Counter = 0 or SH <sub>31</sub> = 1
TSH22	Terminate when SH22 = 1 (32 bits floating)
Z	Test for zero

## 3.2

## NORD-10 INSTRUCTIONS AND THEIR CORRESPONDING ENTRY-POINTS

AAA	: 352	IRW	: 256	RCLR	: 230
AAB	: 350	JAF	: 306	RDCR	: 231
AAT	: 354	JAN	: 302	RDIV	: 207
AAX	: 356	JAP	: 300	REXO	: 224 - 225
AAD	: 130	JAZ	: 304	RINC	: 232
AND	: 134	JMP	: 152	RMPY	: 205
BANC	: 374	JNC	: 312	RORA	: 226 - 227
BAND	: 375	JPC	: 310	RSUB	: 233
BLDA	: 373	JPL	: 156	SAA	: 342
BLDC	: 372	JXN	: 316	SAB	: 340
BORA	: 377	JXZ	: 314	SAD	: 274
BORC	: 376	LBYT	: 211	SAT	: 344
BSET	: 360 - 363	LDA	: 122	SAX	: 346
BSKP	: 364 - 367	LDD	: 112	SBYT	: 213
BSTA	: 371	LDF	: 116	SHA	: 270
BSTC	: 370	LDT	: 124	SHD	: 264
COPY	: 230	LDX	: 126	SHT	: 260
DNZ	: 250	LRB	: 252	SKP	: 200
EXIT	: 230	MCL	: 240	SRB	: 252
EXR	: 203	MIN	: 120	STA	: 102
FAD	: 140	MIX3	: 215	STD	: 110
FDV	: 146	MON	: 254	STF	: 114
FMU	: 144	MPY	: 150	STT	: 104
FSB	: 142	MST	: 240	STX	: 106
IDENT	: 217	NLZ	: 246	STZ	: 100
IOF	: 242	ORA	: 136	SUB	: 132
ION	: 242	POF	: 242	SWAP	: 220 - 221
IOT	: 170	PON	: 242	TRA	: 240
IOX	: 172	RADD	: 230 - 237	TRR	: 240
IRR	: 256	RAND	: 222 - 223	WAIT	: 244

### 3.2.1 *Special Entry Points*

#### Entry Point: (ADR)

- |      |   |
|------|---|
| 0    | Entry point for STOP mode. It is automatically entered if the STOP signal is on during a fetch cycle (pushing the STOP button or executing a WAIT instruction). |
| 1    | Entry point for MASTER CLEAR. (Pushing the master clear button or power turn-on.)   |
| 400  | Entry point for program interrupt, both internal and external.  |
| 1000 | Entry point for operator's panel interrupt. It is entered with 3 milli-seconds interval when a general register or memory is displayed on the operator's panel. |
| 1400 | Entry point for coincident operator's panel and program interrupt.  |
| 1657 | $\mu$ program memory check.   |

## 3.3

## LABELS REFERENCED IN NORD-10 MICROPROGRAM

ACT	: 1756	IEXA	: 1425	OUTCH	: 1735
ACT1	: 1766	IEXA1	: 1424	PANINC	: 1226
ADDF	: 472	IEXAM	: 1421	PANT1	: 1256
ASS8	: 1176	INCH	: 1716	PANT2	: 1257
BANCC	: 1026	INV	: 553	PANTT	: 1236
BANDC	: 1023	IOTC	: 402	POSDV	: 650
BANK	: 1373	IOXR	: 1632	PRLF	: 1430
BIN	: 1645	IRD	: 1365	PUTGC	: 657
BINL	: 1532	KONE2	: 154	QUM	: 1134
BLDAC	: 1020	KONE3	: 1037	RDEP	: 1476
BLDCC	: 1015	LDBC	: 64	RDIVC	: 677
BONE1	: 1022	LDDC	: 336	REAC	: 1077
BORAC	: 1031	LDFC	: 335	REDEP	: 1403
BORCC	: 1034	LEFT	: 74	REGDP	: 1412
BSBAC	: 1002	LEFTB	: 437	RESTA	: 1304
BSBSH	: 361	LOAD	: 1503	RETPA	: 1462
BSKC	: 420	MAS1	: 1602	RETU	: 1224
BSKCC	: 414	MAS2	: 1622	RETU1	: 1223
BSOC	: 416	MASS	: 1601	RETU5	: 1434
BSTAC	: 1011	MCLS	: 331	REX	: 1443
BSTCC	: 1005	MCLS	: 1774	REXAM	: 1321
BSZC	: 422	MCRY1	: 616	RLOOP	: 1201
CHCR	: 1343	MEXM	: 1456	RPANT	: 1717
CIIP	: 1041	MINC	: 41	RPDEP	: 1404
CLC	: 1441	MLOOP	: 1767	RSTRT	: 1576
CRY1	: 501	MM0	: 1661	SADC	: 175
DE0	: 1516	MM1	: 1662	SEEK	: 1535
DEPP	: 1467	MM2	: 1663	SIETAD	: 1446
DNZC	: 2	MM3	: 1664	SIKI	: 1536
DOLET	: 1505	MM4	: 1674	SLRB	: 727
DOLL	: 1501	MM00	: 1660	SRB	: 16
EASS8	: 1220	MM41	: 1677	STBC	: 424
EQUAL	: 536	MONC	: 654	STDC	: 166
ERDP	: 1326	MOPC	: 1054	STFC	: 165
ERR	: 1712	MOPCM	: 1043	STFP	: 1307
ETSGN	: 1504	MOPCR	: 1060	STLP	: 1554
EXAM	: 1273	MPYC	: 753	STORB	: 444
EXECC	: 160	MPYDC	: 661	STPR	: 1310
EXRO	: 1300	NDEP	: 1360	STSP	: 1305
EXTN	: 1574	NECHP	: 1160	SUBF	: 525
FADC	: 454	NED1	: 505	SUBF2	: 524
FAFSC	: 456	NLZC	: 52	SUBF3	: 543
FDVC	: 621	NOINV	: 556	SWPC	: 47
FDVO	: 566	NORMA2	: 521	SWPCC	: 46
FETC5	: 341	NRDP	: 1406	TGTN	: 645
FETCH	: 101	NRDP1	: 1410	TRRS	: 327
FETCZ	: 343	NYFAF	: 1075	TTGN	: 613
FMUC	: 572	OUT1	: 1736	TTMMC	: 320
FSBC	: 451	OUT2	: 1743	WAITC	: 772
GETR	: 353	OUT3	: 1754	ZIR6	: 410
IEX	: 1436	OUT8	: 1146	ZTAD	: 567

3.4      *THE MICROPROGRAM LISTING*

0000 JMP 1402  
 0001 JMP 1401  
 %STOP  
 ....MASTER CLEAR

0002 %ROUTINE TO CONVERT FROM FLOATING NUMBER IN T, A, D-REG,  
 0002 %TO INTEGER NUMBER IN A-REG  
 0002 %D-REG AND T-REG IS SET TO ZERO

		ADDRESS:	
0002	DNZC,	ARM PLUS A, DH B, T D, A ARM PLUS D, SS B, B4 A, A LOGM AND B, B16 A, SS CJMP ZERO ZTAD	%T + ΔH → A %A + 20 → SS %TEST BIT 16 in SS-REG %JMP IF OVERFLOW
0003		LOGM AND D, D B, B16 A, A	%TEST BIT 16 IN A-REG
0004		CJMP NZERO FETCZ	%JMP IF OVERFLOW
0005		LOGM ADIR A, A D, SC	%SET SHIFTCOUNT
0006		LOOP SHR SHZE TSC0	%SHIFT RIGHT TO SC = 0
0007		LOGM BDIR B, SH D, A	%SHI → A
0010		LOGM BDIR B, T	%TEST SIGN
0011		CARM SNEG BMINA A, A B, Z D, A	%INVERT IF SIGN NEG
0012		LOGM CFC ADIR A, Z D, T	%0 → T, FETCH
0013			
0014			
0015			
0016	SRB,	ARM BM1 B, X D, P CPTR LOGM ADIR A, SP D, P ILOGM ADIR ORIN2 A, SP LOGM CWR1 A, SP ILOGM ADIR ORIN2 A, X ARM CWR1 A, SP ILOGM ADIR ORIN2 A, T ARM CWR1 A, SP ILOGM ADIR ORIN2 A, A ARM CWR1 A, SP ILOGM ADIR A, D ORIN2 ARM CWR1 A, SP ILOGM ADIR ORIN2 A, L	%STORE BLOCK, X -1 → CP %UNSAVE CP %READ SP SPES, LEV %STORE SP %READ X %READ T %READ A %READ D %READ L
0017			
0020			
0021			
0022			
0023			
0024			
0025			
0026			
0027			
0030			
0031			
0032			

0033		ARM CWR1 A, SP						
0034		ILOGM ADIR ORIN2 A, S						
0035		ARM CWR1 A, SP						
0036		ILOGM ADIR ORIN2 A, B						
0037		LOGM CWR1 A, SP						
0040		ARM CFC						
0041		%FETCH'						
0041	MINC,	LOGM ADIR A, R D, P						
0042		ARM BM1 B, P D, P						
0043		ARM CPTR PLUS ADD1 A, H B, Z D, SCR						
0044		LOGL CWR1 BDIR A, SCR B, SH D, P						
0045		CARM ZERO CFC PLUS ADD1 A, P B, Z D, P						
0046	SWPCC,	LOGM ADIR ORSW3						
0047	SWPC,	LOGM ADIR ORSKP D, SP						
0050		ARM ORSW3 BDI						
0051		LOGM CFC ORSW2 COND CO17 ADIR A, SP						
0052		%						
0052	0052	%ROUTINE TO CONVERT FROM INTEGER TO FLOATING NUMBER						
0052	0052	%INTEGER IN A-REG, FLOATING IN T, A-D-REG						
0052	NLZC,	LOGM ADIR A, A D, SH						
0053		CJMP ZERO ZTAD						
0054		ARL B, B16 PLUS A, DH D, T						
0055		CJMP POS *3						
0056		ARL B, B17 PLUS A, T D, T						
0057		ARM B, Z BMINA A, A D, SH						
0060		ARM BDIR B, B4 D, SC						
0061		LOOP B, AC BMI SHZE TSH31 BM1A						
0062		LOGL BDIR B, AC D, T						
0063		LOGM BDIR B, SH D, A CFC						
0064	LDBC,	LOGM ADIR A, X						
0065		ARM BM1 B, HAC D, SH						
		%X → AC						
		%1/2 * AC - I → SH						

0066	ARM CPTR PLUS A, T B, SH D, P		
0067	LOGM CRR1 ADIR A, SP D, P		
0070	LOGM AND A, X B, B0		
0071	CJMP ZERO LEFT		
0072	ARM BM1 B, B10 D, SH	%T + SH → CP, CP → R R + 1) → H, SP → CP	
0073	LOGM CFC AND A, H B, SH D, A	%TEST LEFT RIGHT	
0074	ARM BM1 B, B3 D, SC	%377 → SH %BYTE → A-REG, FETCH	74
0074	ARM BM1 B, B3 D, SC	%7 → SC	
0075	ARM PLUS A, H B, Z	%H → AC	
0076	LOOP SHR BDI BDIA B, HAC SHZE	%BYTE → A-REG, FETCH	
0077	LOGM CFC BDIR B, HAC D, A		
0100			
0100	ARMCW A, Z		
0101	ARM CFC		
0102	ARM CW A, A		
0103	ARM CFC		
0104	ARM CW A, T		
0105	ARM CFC		
0106	ARM CW A, X		
0107	ARM CFC		
0110	ARM CW A, A		
0111	JMP STDC		
0112	ARM CR		
0113	JMP LDDC		
0114	ARM CW A, T		
0115	JMP STFC		
0116	ARM CR		
0117	JMP LDFC		
0120	LOGL CR ADIR A, P D, SH		
0121	JMP MINC		
0122	ARM CR		
0123	LOGM CFC ADIR A, H D, A	%LDA, (EA) → H %H → A, FETCH REQUEST	
0124	ARM CR	%LDT, (EA) → H	
0125	LOGM CFC ADIR A, H D, T	%H → T, FETCH REQUEST	
0100	FETCH,		
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122			
0123			
0124			
0125			
0100			
0100			
0101			
0102			
0103			
0104			
0105			
0106			
0107			
0110			
0111			
0112			
0113			
0114			
0115			
0116			
0117			
0120			
0121			
0122		</td	

0126							
0127	ARM CR	%LDX, (EA) → H	%H → X, FETCH REQUEST				
0130	LOGM CFC ADIR A, H D, X	%ADD, (EA) → H	%H + A → A, FETCH				
0131	ARM CR	%SUB, (EA) → H	%A - H → A, FETCH				
0132	ARM CFC PLUS SACO A, H B, A D, A	%AND, (EA) → H	%A • H → A, FETCH				
0133	ARM CR	%ORA, (EA) → H	%A + H → A, FETCH				
0134	ARM CFC BMINA SACO A, H B, A D, A	%STARTADD. FAD, RESET "TG"	%START ADD. FAD, RESET "TG"				
0135	ARM CR						
0136	LOGM CFC AND A, H B, A D, A						
0137	LOGM ANDCB B, B1 A, S D, S						
0140	FAD,						
0141	JMP FADC						
0142	LOGM AND CB B, B1 A, S D, S						
0143	JMP FSBC						
0144	FMU,						
0145	JMP FMUC						
0146	LOGM ANDCB B, B1 A, S D, S						
0147	JMP FDVC						
0150	LOGM BDIR B, B4 D, SC						
0151	JMP MPYC						
0152	ARM CEATR						
0153	LOGM CFC ADIR A, R D, P						
0154	KONE2,						
0155	LOGM AND CB B, BM ORBW						
0156	LOGM CFC OR B, B2 A, S D, S						
0157	LOGM CEATR ADIR A, P D, L						
0158	LOGM CFC ADIR A, R D, P						
0159	LOGM ADIR ORSKP D, SP						
0160	LOGM EXOR A, H B, AC D, SS						
0161	LOGM AND CB A, SS B, SH						
0162	CJMP ZERO FETCZ						
0163	ARM A, SP B, IR D, I0						
0164	ARM CWR1 A, A						
0165	ARM CWR1 A, D						
0166	ARM CFC						
0167	IOT,						
0170	JMP PRIV IOTC						
402	%JMP IOT CONTINUE						
454	%START FSB, RESET "TG"						
451!	%START FMU, RESET "TG"						
572	%START FDV, RESET "TG"						
621	%START MPY, SET SHIFTCOUNTER						
753	%JMP, EA → R						
	%R → CP, (R) → H, IR						
	%0 → SPECIFIED BIT						
	%1 → K, FETCH						
	%JPL, EA → R, CP → L						
	%R → CP, (R) → H, IR						
	%REG → SP						
	%TEST EXEC. INSTR IN REG						
343	%JMP IF EXECUT INSTR IN REG						
	%INSTRUJC. → IR						
	%A → (R + 1)						
	%D → (R + 1)						

0171	FETC1, IOX,	LOGL CFC BDIR B,SH D,D LOGM ADIR A,A BIO D,IO LOGM A,IO BIO LOGM CFC ADIR A,H D,A LOOP ORSHT SH32 TSC0 LOGM BDIR B,SH D,A LOGL CFC BDIR B,SH D,D ARM BMINA ORSKP CARM ORSKP PLUS ADD1 CFC A,Z B,PD,P LOGL CFC BDIR B,2AC D,D ARM BMI B,B6 D,SH JMP EXEC LOGM ADIR ORSKP D,SP JMP MPYDC LOGM BDIR B,B4 D,SC JMP RDIVC LOGM ADIR A,P D,SP JMP LDDBC LOGM ADIR A,P D,SP JMP STBC ARL BM1 B,A D,SCR ARL CFC PLUS A,SCR B,2AC D,X JMP IOX JMP SWPC JMP SWPCC LOGM CFC AND ORROP LOGM CFC ANDCA ORROP LOGM CFC EXOR ORROP LOGM CFC EXORC ORROP LOGM CFC OR ORROP LOGM CFC ORCA ORROP ARM CFC PLJS ORROP SACO ARM CFC BMAM1 ORROP SACO ARM CFC PLUS ADD1 ORROP SACO ARM CFC BMINA ORROP SACO ARM CFC PLUS ADDC ORROP SACE	%SH(L) → D, FETCH %A - REG → IO-BUS %I-BUS → H-REG %H-REG → A-REG FETCH %SHIFT, TERM,SC = 0 %SH → A %SH(L) → D, FETCH %SKP
0172			
0173			
0174	SADC,		
0175			
0176			
0177			
0200			
0201	FETC2, EXEC,		
0202	RMPY,		
0203			
0204			
0205			
0206	RDIV,		
0207			
0210	LDB,		
0211			
0212	STB,		
0213			
0214	MPX3,		
0215			
0216	IDENT,		
0217			
0220			
0221			
0222			
0223			
0224			
0225			
0226			
0227			
0230			
0231			
0232			
0233			
0234			

0235		ARM CFC BMAMI ADDC ORROP SACO	%RADD ADC CM1, D - S - 1 + C → D
0236		ARM CFC PLUS ADD1 ORROP SACO	%RADD AD1 ADC D + S + 1 → D
0237		ARM CFC BMINA ORROP SACO	%RADD AD1 ADC CM1, D - S → D
0240		LOGM AND A, H B, B6	%MST, MCL, TRA, TRR, TEST BIT 6
0241		JMP PRIV TTMMC	
0242	IIPP,	JMP PRIV CHPP	320
0243	0	ARM A, IO B, PID	%IOF, ION, PON, POF
0244	WAIT,	JMP PRIV WAITC	%READ PID
0245	NLZ,	LOGM BDIR B, Z D, D	772 %START NLZ, 0 → D
0246		JMP NLZC	52 %START DNZ, A → SH
0247	DNZ,	LOGM ADIR D, SH A, A	
0250		JMP DNZC	2 %LOAD/STORE REGISTER BLOCK, CP → SP
0251		LOGM ADIR A, P D, SP	
0252		JMP PRIV SLRB	727 %MONITOR CALL, 4 → SCR
0253	MON,	LOGM BDIR B, B4 D, SCR	
0254		JMP MONC	654 %TEST IRR, IRW
0255	PUTG,	LOGM AND A, H B, B7	
0256		JMP PRIV PUTGC	657 %SHT, H(0 - 5) → SC
0257		LOGM ADIR A, H D, SC	%T → SH
0260		LOGM ADIR A,T D, SH	%SHIFT TO SC = 0
0261		LOOP ORSHT TSC0	%SH → T, (R) → H, IR
0262		LOGM CFC BDIR B, SH D, T	%SHD, H (0 - 5) → SC
0263		LOGM ADIR A, H D, SC	%D → SH
0264		LOGM ADIR A,D D, SH	%SHIFT TO SC = 0
0265		LOOP ORSHT TSC0	%SH → D
0266		LOGM CFC BDIR B, SH D, D	%SSHA, H (0 - 5) → SC
0267		LOGM ADIR A, H D, SC	%A → SH
0270		LOGM ADIR A,A D, SH	%SHIFT, TERMINATION,SC = 0
0271		LOOP ORSHT TSC0	%SH → A, (R) → H, IR
0272		LOGM CFC BDIR B, SH D, A	%SAD, H (0-5) → SC
0273		LOGM ADIR A, H D, SC	%A → SH
0274		LOGM ADIR A, A D, SH	
0275			

$\sigma D \rightarrow SH$  (LEAST SIGNIFICANT)

0276		
0277	JMP SADC	
0300	LOGM CEATR ADIR A, R D, P	
0301	CLOGM CFC POS ADIR A, R D, P	
0302	LOGM CEATR ADIR A, A	
0303	CLOGM CFC NEG ADIR A, R D, P	
0304	LOGM CEATR ADIR A, A	
0305	CLOGM CFC ZERO ADIR A, R D, P	
0306	LOGM CEATR ADIR A, A	
0307	CLOGM CFC NZERO ADIR A, R D, P	
0310	ARM CEATR BDI ADDI B, X D, X	
0311	CLOGM CFC SPOS ADIR A, R D, P	
0312	ARM CEATR BDI ADDI B, X D, X	
0313	CLOGM CFC SNEG ADIR A, R D, P	
0314	LOGM CEATR ADIR A, X	
0315	CLOGM CFC ZERO ADIR A, R D, P	
0316	LOGM CEATR ADIR A, X	
0317	CLOGM CFC NEG ADIR A, R D, P	
0320	CJMP ZERO ZIR6	410
0321	LOGM AND A, H B, B7	
0322	CJMP ZERO TRRS	327
0323	ARM A, IO BIR3	
0324	LOGM OR A, H B, A D, SP	
0325	LOGM ADIR A, SP BIR3 D, 10	
0326	JMP FETCH	101
0327	LOGM A, A BIR3 D, IO ADIR	
0330	JMP FETCH	101
0331	ARM A, IO BIR3	
0332	LOGM ANDCB A, H B, A D, SP	
0333	LOGM A, SP BIR3 D, IO ADIR	
0334	JMP FETCH	
0335	LOGM CRR1 ADIR A, H D, T	
0336	LOGM CRR1ADIR A, H D, A	
0337	LOGM CFC ADIR A, H D, D	

0340		%H (0-7) → B, FETCH
0341	FETC5,	%AC (L) → D
0342		%SAA, H (0-7) → A, (R) → H, IR
0343	FETCZ,	%I → Z, FETCH
0344		%SAT, H(0-7) → T, (R) → H, IR
0345	JMP *	
0346		%SAX, H(0-7) → X, (R) → H, IR
0347	FETC3,	%DECRL, EXPONENT, FETCH
0350		%AAB, H(0-7) + B → B (R) → H, IR
0351	0	
0352		%AAA, H (0-7) + A → A, (R) → H, IR
0353	GETR,	%REG → A, FETCH, IRR
0354		%AAT, H(0-7) + T → T, (R) → H, IR
0355	OVERF,	%SET STATIC OVERFL, FETCH
0356		%AAX, H(0-7) + X → X, (R) → H, IR
0357	FETC4,	%2 · AC(L) → D, FETCH
0360		%BSET ZERO.
0361	BSBSH,	%BSET ONE
0362		%BSET BCM
0363	JMP BSBAC	1002 %IMP TO BSET BAC
0364	JMP BSZC	422 %IMP TO BSKP ZERO
0365	JMP BSOC	416 %IMP TO BSKP ONE
0366	JMP BSKCC	1005 %IMP BSKP K0
0367	JMP BSKC	420 %IMP BSKP K
0370	JMP BSTCC	1005 %IMP BSTC
0371	JMP BSTAC	1011 %IMP BSTA
0372	JMP BLDCC	1015 %IMP BLDC
0373	JMP BLDAC	1020 %JMP BLDA
0374	JMP BANCC	1026 %IMP BANC
0375	JMP BANDC	1023 %JMP BAND
0376	JMP BORCC	1034 %IMP BORA
0377	JMP BORAC	1031 %INTERRUPT, SAVE CP-REG
0400		%SAVE CP AND FETCH ON NEW LEVEL
0401	IOTC,	%A-REG → IO-BUS
0402		

0403	LOGM A, IO BIO	%'O-BUS → H-REG
0404	LOGM ADIR A, H D, A	%H → A-REG
0405	LOGM A, IO B, PES	%PES → H-REG
0406	LOGM ADIR A, H	%TEST BIT 15 PES (N-1 SKIP)
0407	CARM CFC SNEG BEI ADD1 B, P D, P	%IF MPC 15 = 1 THEN P + 1 → P
0410	LOGM AND A, H B, B7	%TEST BIT 7
0411	CJMP NZERO MCLS	%JMP IF BIT 7 = 1
0412	ARM A, IO BIR 3	%TRA, REG → H
0413	LOGM CFC ADIR A, H D, A	%H → A, (R) → H, IR
0414	LOGM AND A, S B, B2	%TEST K
0415	CJMP NZERO BSZC	%JMP IF K = 1
0416	LOGM AND ORBWO B, BM	%TEST BIT
0417	CARM CFC NZERO BDI ADD1 B, P D, P	%IF SPECIFIED BIT = 1:CP + 1 → CP, FETCH
0420	LOGM AND A, S B, B2	%TEST K
0421	CJMP NZERO BSOC	%JMP IF K = 1
0422	LOGM AND ORBWO B, BM	%TEST BIT
0423	CARM CFC ZERO BDI ADD1 B, P D, P	%IF SPECIFIED BIT = 0:CP + 1 → CP
0424	STBC ,	%X → AC
0424	ARM BDI B, X	%1/2*AC - 1 → SH
0425	ARM BM1 B, HAC D, SH	%T + SH → CP, CP → R
0426	ARM CPTR PLUS A, T B, SH D, P	%R + 1) → H
0427	ARM PLUS A, SP B, Z D, P CRR1	
0430	ARM CPTR PLUS A, T B, SH D, P	
0430	ARM BM1 B, B10 D, SCR	
0431	LOGM AND B, B0 A, X	%377 → SH
0432	CJMP ZERO LEFT B	%TEST LEFT RIGHT
0433	LOGM AND A, SCR B, A D, SS	
0435	LOGM ADIRC A, SCR D, SH	
0436	JMP STORB	
0437	ARM BM1 B, B3 D, SC	%7 → SC
0440	LOGL BDIR B, A	%SHIFT TO LEFT BYTE
0441	LOOP BDI BDIA B, 2AC	
0442	LOGL BDIR B, 2AC D, SS	
0443	LOGM ADIR A, SCR D, SH	

0444	STOREB,	LOGM AND A,H B,SH D,SH	%SP → CP
0445		LOGM ADIR A,SP D,P	%NEW BYTE + OLD BYTE → SS-REG
0446		LOGM OR A,SS B,SH D,SS	%STORE BYTE
0447		LOGM CWR1 A,SS	%FETCH
0450		LOGM CFC	
0451	FSBC,	ARM CR NNM1 B,B5 D,SS	%37 → SS
0452		LOGM EXOR B,B17 A,H D,SCR	%EXPONENT → SCR, INVERT BIT 17
0453	FADC,	JMP FAFSC	456
0454		ARM CR BM1 B,B5 D,SS	%37 → SS
0455		LOGM ADIR A,H D,SCR	%H → SCR
0456	FAFSC,	LOGM ANDCB B,B17 A,T D,SH	%RESET SIGN BIT
0457		LOGM ANDCB B,B17 A,SCR D,SP	%RESET SIGN BIT
0460		ARM CRR1 BMINA B,SH A,SP D,SC	%SP - SH → SC
0461		CJMP SNEG NEDI	505
0462		CJMP ZERO EQUAL L	536
0463		LOGM ANDCA B,AC A,SS	%JMP IF NUMB. IN MEMORY GREATEST
0464		CJMP NZERO FETCH	%JMP EXPONENTS EQUAL
0465		LOGM CRR1 ADR A,H D,SH	%TEST AC <40
0466		LOGL ADIR A,H D,SH	%NO MANTISS OVERLAP IF NOT ZERO
0467		LOOP SHR SH32 TGSH0 SHZE	%H → SH
0470		LOGM EXOR A,SCR B,T	%SHIFT RIGHT TERM:SC = 0
0471	ADDF,	CJMP SNEG SUBF	525
0472		LOGL BDIR B,SH D,SCR	%TEST EQUAL SIGNS
0473		ARM PLUS A,SCR B,DD,D SACO	%IMP IF DIFFERENT SIGN
0474		ARM PLUS ADDC A,A B,SH D,A SACO	%SH(L) → SCR
0475		CJMP GREM CRY1	%ADD. OF LEAST MANT.
0476	NOCRY,	LOGM* AND B,B1 A,S	%ADD. OF MOST. MANT.
0477		CJMP ZERO FETCH	%JMP IF CRY
0500		LOGM CFC OR A,D B,B0 D,D	%TEST TG * CFC is added in N12/42
0501	CRY1,	LOGL A,D ADIR	%ZERO:FINISHED
0502		LOGL BDIR B,HAC D,D	%D → AC(L)
0503		LOGM BDIR B,HAC D,A	%1/2 AC(L) → D
			%1/2 AC → A CRY → AA

0504		%T + 1 → T, FETCH
0505	NED1,	LOGM ORC A, SS B, AC CJMP NZERO NORMA 2
0506		LOGL ADIR A, D, SH
0507		LOGM ADIR A, A, D, SH
0510		LOGM CRR1 ADIR A, H, D, SP
0511		LOGM ADIR A, H, D, D
0512		LOGM ADIR A, SP D, A
0513		LOOP SHR SH32 TGSH0 SHZE TSC0
0514		LOGM EXOR A, SCR B, T
0515		CJMP SNEG SUBF2
0516		LOGM ADIR A, SCR D, T
0517		JMP ADDF
0520		521 %H → A READ LEAST SIGNIF MANT.
0521	NORMA2,	LOGM CRR1 ADIR A, H, D, A
0522		LOGM ADIR A, H, D, D
0523		LOGM CFC ADIR A, SCR D, T
0524		524 %SHIFT RIGHT, TERMIN; SC = 0
0524	SUBF2,	LOGM ADIR A, SCR D, T
0525		LOGL BDIR B, SH D, SCR
0526		LOGM BDIR B, SH D, SP
0527		ARM BMINA B, D A, SCR D, D \$ACO
0530		ARM BMAMI ADDC B, A A, SP D, SH
0531		LOGM AND B, BI A, S
0532		CJMP ZERO *2
0533		LOGL OR B, B0 A, D, D,D
0534		LOGL ADIR A, D D, SH
0535		JMP NOINV +1
0536	EQUAL,	557 %TEST EQUAL SIGNS
0536		LOGM EXOR A, SCR B, T
0537		CJMP SNEG SUBF3
0540		LOGM ADIR A, H D, SH CRR1 %UNEQUAL JMP TO SUB %H → SH, READ LEASTS. MANT

0541	LOGM ADIR A, H D, SCR		%LEAST SIGN. MANT → SCR
0542	JMP ADDF +1	473	
0543	SUBF3,		
0544	LOGM ADIRC A, H D, SP CRR1		%H → SCR READ LEASTS. MANT
0545	LOGM ADIRC A, H D, SCR		%H → SP, ONE'S COMPL
0546	ARM PLUS A, SCR B, D D, SCR SACO		%D + SCR → SCR
0547	ARM PLUS ADDC A, SP B, A D, SH SACO	553	%A + SP → SP
0550	CJMP NEGM INV		%INVERT IF CARRY = 0
0551	ARM PLUS ADDI A, SCR D, SCR SACO		%SCR + 1 → SCR
0552	ARM PLUS ADDC B, SH D, SH		%SH + CARRY → SH
0553	JMP NOINV	556	
0554	INV,		%INVERT SIGN
0555	LOGL EXOR B, B17 A, T D, T		%ONE'S COMPL. OF SCR → SCR
0556	NOINV,		%ONE'S COMP. OF SH → SH
0557	LOGL ADIRC A, SCR D, SCR		%SCR → SH
0560	LOGM BDIR C, SH D, SH		%A0 → SC
0561	LOGL ADIR A, SCR D, SH		%T → AC(L)
0562	LOGM BDIR B, B5 D, SC		%SHIFT LEFT TO SH31 = CRY
0563	LOGL BDIR B, AC D, T		%EXPONENT → T-REG
0564	LOGM BDIR B, SH D, A		%SH → A
0565	CJMP SPOS ZTAD	567	%RESULT ZERO
0566	LOGL CFC BDIR B, SH D, D		%SH(L) → D, FETCH
0566	FDVO,		%1 → Z
0567	ZTAD,		%0 → T
0570	LOGM ADIR A, Z D, T		%0 → A
0571	LOGM ADIR A, Z D, A		%0 → D, FETCH
0572	LOGM CFC ADIR A, Z D, D		
0572	FMUC,		%40 → SC, READ EXP0.
0573	LOGM OR B, B3 A, S D, S		%H + T → SP
0574	LOGM ADIR A, Z D, T		%RESET BIT 17 IN SP
0575	LOGM CRR1 EXOR B, T A, H		%TEST SIGN
0576	CJMP SPOS * 2		
0577	LOGM OR B, B17 A, SP D, SP		%SET BIT 17 IF NEG. RESULT

0600	LOGM CRR1 ADIR A, H D, SH LOGM EXOR B, B16 A, SP D, T LOGL ADIR A, H D, SH LOGL BDIR A, D B, Z LOGM BDIR A, A B, Z LOOP BDI PLUSA B, HAC SH32 ASH0 SHR TGAC0 SACO	%H → SH, READ LEAST S. M. %INVERT BIAS BIT %D → A-LATCH, 0 → AC(L)
0606	CJMP GREM MCRY1 CJMP ZERO ZTAD LOGL BDIR B, AC D, D LOGM BDIR B, AC D, A ARM BMI B, T D, T LOGM* AND B, B1 A, S CJMP ZERO FETCH LOGM CFC OR B, B0 A, D D, D LOGL BDIR B, HAC D, D LOGM BDIR B, HAC D, A JMP TTGN	616      %IMP IF CARRY 567      %IMP IF ZERO %AC(L) → D %AC → A %T - 1 → T      * CFC is added in N12/42 %TEST TG %IMP IF TG = 0 %SET BIT 0 → 1 %1/2 AC(L) → D %1/2 AC → A
0607	MCRY1,	
0610	TTGN,	101      613
0611		%40 → SC, READ EXPO. %SET SH(L) → 1, DIV ALGOR.
0612		%T - H → SP %RESET BIT 17 IN SP %TEST SIGN, READ MOST S.M.
0613		
0614		
0615		
0616		
0617		
0620	FDVC,	
0621		
0622		
0623		
0624		
0625		
0626		
0627		
0630		
0631		
0632		
0633		
0634		
0635		
0636		
0637		
0640	FDVLO,	
	ASH0 ENDID TGS0	%FDV LOOP

0641	LOGM BDIR B,SH D,A	%SH → A
0642	CJMP SPOS POSDV	%JMP TO SHIFT
0643	ARM BDI ADD1 B,T D,T	%T + 1 → T
0644	LOGL BDIR B,SH D,D	
0645	LOGM*AND B,B1 A,S	* CFC IS added in N12/42
0646	CJMP NZERO FETCH	
0647	LOGM CFC OR B,B0 A,D D,D	
0648	LOGL BDIR B,SH D,D	
0649	TG TN2,	%TEST TG
0650	POSDV,	10i
0651	LOGM BDIR B,2AC D,A	%SET BIT 0 → 1
0652	LOGL BDIR B,2AC D,D	%SH(L) → D
0653	JMP TG TN2	%2 · AC → A
0654		%2 · AC(L) → D
0654		
0654		
0654		
0654		
0654	% MONITOR CALL CONTINUES	%SCR → MISC, BIT 4 MISC → 1
0654	MONC, ARM A,SCR BMISC D,IO	%0 → MISC
0655	ARM A,Z BMISC D,IO	%Δ H → T, LEV14, FETCH
0656	ILOGM ADIR CFC A,DH D,T LE16 DSPL	
0657	PUTGC, CJMP NZERO GETR	
0657	ILOGM CFC BDIR ORBW B,A DSPL	353
0660		%JMP IF IRR
0661		%A → REG
0661		
0661		
0661		
0661		
0661		
0661	MPYDC, LOGM BDIR ORSKP D,A	%SECOND OPERAND → A
0662	LOGL EXOR A,SP B,A D,SS	%SIGN → SS
0663	CARM NEG BMINA A,A B,Z D,A	%INVERT A-REG
0664	LOGM ADIR A,SP D,SH	
0665	CARM NEG BMINA B,Z A,SP D,SH	%INVERT IF NEG
0666	LOGM BDIR B,B4 D,SC	%16 → SC

0667	LOGL BDIR A,A B,Z					
0670	LOOP BDI PLUS A B,2AC ASH31	%MOST SIGN. PART → A-REG				
0671	LOGM BDIR B,AC D,A	%TEST SIGN				
0672	LOGM ADIR A,SS					
0673	CJMP SPOS FETC5					
0674	LOGL BDIR B,AC D,D	341 %AC(L) → D				
0675	ARM BMINA SACO B,Z A,D D,D	%D → D				
0676	ARM CFC BMAMI ADDC B,Z A,A D,A	%-A → A				
0677						
0677						
0677	%INTEGER DIVISON					
0677	%DIVIDEND IN A-D-REGISTER, DIVISOR IN SPESYIFIED REGISTER					
0677	%RESULT IN A-REGISTER, REST IN D-REGISTER					
0677						
0677	RDIVC ,	LOGM ORSKP ADIR D,SCR	%DIVISOR → SCR			
0700	CARL NEG BMINA A,SCR B,Z D,SCR	%INVERT SCR				
0701	LOGM EXOR A,A B,AC D,SS	%SIGN → SS17				
0702	LOGM BDIR B,A D,SP	%A → SP				
0703	CJMP POS *3					
0704	ARM B,Z BMINA A,D D,D SACO	%INVERT D-REG				
0705	ARM B,Z BMAMI A,A D,A ADDC	%INVERT A-REG				
0706	ARM BMINA B,A A,SCR D,SH	%A - SCR → SH				
0707	CJMP POSM FETCZ					
0710	LOGL B,Z BDIR D,SH	343 %0 → SH(L)				
0711	LOGL B,D BDIR A,Z	%D → AC,0 → A (LATCH)				
0712	LOGM BDIR B,SH A,SCR	%SH → AC, SCR → A (LATCH)				
0713	LOOP B,2AC PLUS BMMAA SH32 ASH0					
0714	ENID TSC0					
0715	LOGM B,AC BDIR D,D	%AC → D, REST				
0716	LOGL BDIR B,SH D,A	%RESULT → A				
0717	LOGM B,B0 AND A,A					
0720	CARM PLUS B,D A,SCR D,D ZERO	%SCR + D → D IF A(0) = 0				
0720	LOGM A,SP ADIR	%TEST SIGN OF DIVIDEND				

0721		CARM BMINA A,D B,Z D,D NEG	%INVERT D IF NEG
0722		LOGM A,SS ADIR	%SIGN TEST
0723		CARM NEG BMINA A,A B,Z D,A	%COMPL. IF NEG
0724		LOGM EXOR B,A A,SS	%OVERFLOW TEST
0725		CJMP SNEG FETCZ	
0726		ARM CFC	343
0727			
0727	SLRB,	LOGM AND B,B7 A,H CJMP ZERO SRB	16
0730			
0731	LRB,	ARM CPTR BM1 B,X D,P LOGM CRR1 ADIR A,SP D,P LOGM ADIR A,H D,SH	%X - I → CP, CP → R %SP → CP %CP → SH %LOAD SP
0731		ILOGM BDIR B,SH D,SP ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,X ORIN DSPL CRR1 LOGM ADIR A,H D,SH	%X → SH %LOAD X %T → SH
0732		ILOGM BDIR B,SH D,T ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,A ORIN DSPL CRR1 LOGM ADIR A,H D,SH	%LOAD T %A → SH %LOAD A
0733		ILOGM BDIR B,SH D,D ORIN DSPL CRR1 LOGM ADIR A,H D,SH	%D → SH %LOAD D
0734		ILOGM BDIR B,SH D,L ORIN DSPL CRR1 LOGM ADIR A,H D,SH ILOGM BDIR B,SH D,S ORIN DSPL CRR1 LOGM ADIR A,H D,SH	%L → SH %LOAD L
0735		ILOGM BDIR B,SH D,D ORIN DSPL CRR1 LOGM ADIR A,H D,SH	%S → SH %LOAD S
0736		ILOGM BDIR B,SH D,B ORIN DSPL CFC	%B → SH
0737			%LOAD B, FETCH
0740			
0741			
0742			
0743			
0744			
0745			
0746			
0747			
0750			
0751			
0752			
0753			
0753		%MULTIPLY CONTINUED	
0753		%ONE OPERAND IN A-REG	
0753		%SECOND OPERAND, CONTENT OF EFFECTIVE ADDRESS	
0753			

		%A → SCR, READ SEC. OPL, %VERT IF NEG	
0753	MPYC,	CARM NEG BMINA A,A B,Z D,SCR	%RESET DYNAMIC OVERFL.
0754		LOGM ANDCB B,B4 A,S D,S	%SECOND OPER. → SH
0755		LOGM ADIR A,H D,SH	%INVERT IF NEG
0756		CARM NEG BMINA B,Z A,H D,SH	%ZERO → AC AND A-LATCH
0757		LOGM BDIR A,Z B,Z	%ZERO → AC(L) AND A → A-LATCH
0760		LOGL BDIR A,SCR B,Z	%MULTIPLY LOOP
0761		LOOP BDI PLUSA B,2AC ASH31	%TEST OVERF
0762		LOGM BDIR B,2AC	%JMP IF NOT OVERFL.
0763		CJMP ZERO *3	%SET STATIC OVERFL.
0764		LOGM OR B,B4 A,S D,S	%SET DYNAMIC OVERFL
0765		LOGM OR B,B5 A,S D,S	%TEST SIGN
0766		LOGM EXOR A,H B,A	%RESULT → A
0767		LOGL BDIR B,AC D,A	%INVERT IF NEG.
0770		CARM NEG CFC BMINA A,A B,Z D,A	
0771			
0772	WAITC,	LOGM ADIR A,H D,SH ARM A,IO B,PIM	%PID → SH %DECODED PIL → H
0773		LOGM AND CA A,H B,SH D,SCR	%CLEAR BIT IN PID
0774		ARM A,SCR B,PID D,IO	%SET PID
0775		JMP FETCH	101
0776		0	
0777			
1000	PANIN,	LOGM ADIR A,P D,SP JMP PANINC	%ENTRY PANEL INTERRUPT
1000			1226
1001			
1002			
1002			
1002			
1002	BSBAC,	LOGM AND A,S B,B2	%TEST K
1002			

1003		CJMP NZERO BSBSH	361
1004	BSTCC,	LOGM CFC ANDCB B, BM ORBW LOGM AND A, S B, B2	%0 → BIT, FETCH %TEST K
1005		CJMP NZERO KONE2	%JMP IF K = 1
1006		LOGM OR B, BM ORBW	%1 → SPECIFIED BIT
1007		LOGM CFC OR B, B2 A, S D, S	%1 → K, FETCH
1010	BSTAC,	LOGM AND A, S B, B2	%TEST K
1011		CJMP NZERO KONE3	%JMP IF K = 1
1012		LOGM ANDCB B, BM ORBW	%0 → SPECIFIED BIT
1013		LOGM CFC ANDCB B, B2 A, S D, S	%0 → K, FETCH
1014	BLDCC,	LOGM AND ORBWOB, BM	%TEST BIT
1015		CJMP NZERO BONE1	%JMP IF BIT = 1
1016		LOGM CFC OR B, B2 A, S D, S	%1 → K, FETCH
1017	BLDAC,	LOGM AND ORBWOB, BM	%TEST BIT
1020		CJMP NZERO BLDCC +2	%JMP IF B = 1
1021		LOGM CFC ANDCB B, B2 A, S D, S	%0 → K, FETCH
1022	BONE1,	LOGM AND ORBWOB, BM	%TEST BIT
1023	BANDC,	CJMP NZERO FETCH	101
1024		LOGM CFC ANDCB B, B2 A, S D, S	%0 → K, FETCH
1025	BANCC,	LOGM AND ORBWOB, BM	%TEST BIT
1026		CJMP NZERO BANDC +2	%JMP IF BIT = 1
1027		LOGM CFC	%K → K, FETCH
1030	BORAC,	LOGM AND ORBWOB, BM	%TEST BIT
1031		CJMP NZERO BORCC + 2	%JMP IF BIT = 1
1032		LOGM CFC	%K → K, FETCH
1033	BORCC,	LOGM AND ORBWOB, BM	%TEST BIT
1034		CJMP NZERO BORAC +2	%JMP IF BIT = 1
1035		LOGM CFC OR B, B2 A, S D, S	%1 → K, FETCH
1036			
1037	KONE3,	LOGM OR B, BM ORBW	%1 → SPECIFIED BIT

LOGM CFC ANDCB B, B2 A, S D, S

%n → K, FETCH

1040

1041

1041

CHPP,  
ARM  
CFC

ARM A, H B, MIS D, IO  
ARM CFC

1042

1043

1043

1043

% MOPC  
% OPERATORS COMMUNICATION FOR NORD-10

1043

MOPCM, ARM A, Z B, PIE D, IO  
ARM CHLEV

1044

LOGM OR A, Z B, B2 D, SCR

0145

ARM A, SCR B, PCR D, IO

1046

ARM BDI ADDI B, B2 D, SCR

1047

ARM A, SCR B, MIS D, IO

1050

LOGM BDIR B, B5 D, P

1051

LOGM A, P B, MIS D, IO

1052

JMP MOPCR

1053

LOGM ADIR A, P D, SP

1054

LOGM BDIR B, B5 D, P

1055

ARM A, P B, MIS D, IO

1056

LOGM ADIR A, A D, SS LE11 DSPL

1057

%BIT TO RESET LOAD LIGHT

1060

LOGM BDIR B, B15 D, SCR

1061

LOGM A, SCR B, PAC D, IO

1062

LOGM BDIR B, B5 D, SCR

1063

LOGM BDIR B, B4 D, SH

1064

IARM PLUS A, SCR B, SH D, SCR LE10 DSPL

1065

LOGM BDIR B, B3 D, SCR

1066

ARM PLUS A, SCR B, B1 D, SH

1067

LOGM BDIR B, SH D, SCR LE6 DSPL

%60 → SCR LEV10  
%12 → SCR LEV 6

1070	LOGM ADIR A, Z D, SS			
1071	ILOGM ADIR A, Z D, SS LE12 DSPL	%MOPC STATUS $\hat{0} \rightarrow$ (SS LEV0)		
1072	LOGM BDIR D, SCR B, B6	%CLEAR EXAMINE ADDRESS		
1073	ARM PLUS B, B7 A, SCR D, SCR	%100 $\rightarrow$ SCR		
1074	ILOGM ADIR A, SCR D, SS LE17 DSPL	%SET BIT 7		
1075	NYFAF, ARM A, IO B, MPC	%300 $\rightarrow$ (SS LEV17) CONSOLE DEV NR.		
1076	JMP ACT	%SAVE RETUR ADD.		
1077	REAC, ARM A, IO B, MPC	1756	%SAVE MPC	
1100	JMP ASS8	1176		
1101	%TEST TERMINATING CHARACTER IN A-REG			
1101	%OCTAL NUMBER IN SH IF BIT14 SS IS ONE			
1101	LOGM ADIR A, A			
1102	JMP TO REAC IF ZERO	1077	%IGNORE BLANK'S	
1103	LOGM BDIR B, B6 D, SCR	%100 $\rightarrow$ SCR		
1104	ARM BMINA A, SCR B, A D, A	%100-A $\rightarrow$ A		
1105	CJMP ZERO MOPCM	%CHARACTER "100" READ		
1106	LOGM BDIR B, B3 D, SCR			
1107	ARM BMAMI B, A A, SCR			
1110	CJMP ZERO IEY	1436	%111, CHARACTER "1"	
1111	ARM BMAMI B, AC A, SCR D, SCR			
1112	CJMP ZERO REX	1443	%122, CHARACTER "R"	
1113	ARM PLUS B, B4 A, SCR	%102, B		
1114	CJMP ZERO BANK	1373		
1115	ARM PLUS A, A B, B4 D, A ADD1	%A + 20 + 1 $\rightarrow$ A		
1116	CJMP ZERO EXAM	1273	%CHARACTER"/"	
1117	ARM PLUS A, A B, B2 ADD1 D, A	%TEST, 52*		
1120	CJMP ZERO CLC			
1121	ARM PLUS A, A B, B2 D, A			
1122	CJMP ZERO ETSGN	1441	%A + 10 $\rightarrow$ A	
1123	ARM PLUS A, A B, B1 D, A	%CHAR. "&"		
1124	CJMP ZERO DOLL	1504	%A + 2 $\rightarrow$ A	
1125	ARM PLUS A, A B, B1 ADD1 D, A	1501	%CHAR. "g"	
1126	CJMP ZERO STPR	1310	%A + 3 $\rightarrow$ A	
1127	ARM BDI ADD1 D, A B, A	%CHAR. "!"		

1130	CJMP ZERO REAC	1077	%SPACE
1131	ARM PLUS A,A,B,B4,D,A		+ .20 → A
1132	ARM PLUS A,A,B,B1 ADD1		%A + 3 → A
1133	CJMP ZERO CHCR.	1343	%CARRIAGE RET.
1134	QUM,		
1134	LOGM BDIR D,SCR B,B6		%300 → SCR
1135	ARM PLUS B,B7,A,SCR D,SCR		%300 → SS(LEV17) CONSOLE DEVICE
1136	ILOGM ADIR A,SCR D,SS LE17 DSPL		%77 → A
1137	ARM BMI B,B6,D,A		%RESET LOAD BIT
1138	LOGM ANDCB B,B17,D,SS		%SAVE MPC
1139	ARM A,IO B,MPC		%PRINT "?"
1140	JMP OUTCH	1735	%SET BIT 14
1141	LOGM BDIR B,B14,D,SCR		%SET ERROR INDICATOR
1142	ARM A,SCR B,PAC D,IO		%READ NEXT CHAR.
1143	JMP MOPCR	1060	
1144			
1145			
1146			
1146	%ROUTINE TO PRINT OCTAL NUMBERS		
1146	%PRINTS ON OPCOMDEV		
1146	%NUMBER IN SH-MOST SIGN.		
1146	OUT8,		%SAVE RETUR
1147	IARM PLUS ADD1 A,H LE16 D,SCR DSPL		%SHIFT LEFT SHRO 16
1148	LOGM BDIR B,B0,D,SC		
1149	LOOP SHRO TSC0		
1150	LOGM BDIR B,SH D,A		
1151	LOGM AND B,B0,A,A,D,A		%FIRST OCTAL NUMB → A-REG
1152	IARM PLUS A,SCR B,AC D,A LE10		%ADD 60
1153	ARM A,IO B,MPC		%SAVE MPC
1154	JMP OUTCH	1735	%PRINT FIRST DIGIT
1155	ARM PLUS A,Z ADD1 B,B2 D,SCR		%5 → SCR
1156	IARM BMINA D,SCR B,Z A,SCR LE12 DSPL		%-SCR → SCR (LEV12)
1157	NECHP,		%3 → SC
1158	ARM BMI B,B2,D,SC		%SHIFT 3 SHRO LEFT
1159	LOOP SHRO TSC0		%7 → SCR
1160	ARM BMI B,B3,D,SCR		%SH · 7 → AC
1161	LOGM AND B,SH A,SCR		%AC + 60 → AC
1162	IARM PLUS A,SCR B,AC D,A LE10		%SAVE MPC
1163	ARM A,IO B,MPC		
1164			
1165			

1166	JMP OUTCH		1735	%PRINT ONE DIGIT
1167	ILOGM ADIR D, SCR A, SCR LE12			
1170	IARM PLUS ADD1 D, SCR B, Z A, SCR LE12			
	DSPL			%COUNT
1171	CJMP NZERO NECHIP		1160	
1172	LOGM BDIR D, A B, B5			%40 → A
1173	LOGM ADIR B, MPC A, IO			
1174	CALL OUTCH			
1175	JMP RETU1			
1176			1735	%PRINT SPACE
			1223	
1176				
1176	%THIS ROUTINE READS AN OCTAL NUMBER			
1176	%RETURN: OCTAL NUMBER IN SH(MOSTS)			
1176	%TERMINATING CHARACTER IN A-REG			
1176				
1176	ASS8 ,	IARM PLUS ADD1 A, H B, Z D, SCR LE16		
	DSPL			%SAVE RETURN
1177	LOGM ADR A, Z D, SH			%0 → SH
1200	LOGM ANDCB B, B14 A, SS D, SS			%RESET OCTAL FLAG
1201	RLOOP ,	ARM A, IO B, MPC		%SAVE RETURN
1202	JMP INCH			%READ ONE CHARACTER
1203	LOGM ANDCB D, P B, B7 A, A		1716	%RESET PARITY
1204	IARM BMINA D, A B, AC A, SCR LE10			%AC - 60 → A
1205	CJMP SNEG EASS8			%JMP IF NOT OCT. DIGIT
1206	LOGM BDIR B, B3 D, SCR		1220	%10 → SCR
1207	ARM BMINA B, A A, SCR D, A			%A-10 → A
1210	CJMP SPOS EASS8			%JMP IF NOT OCT. DIGIT
1211	ARM BMI1 B, B3 D, A			%7 → A
1212	LOGM AND A, P B, A D, SCR			%CP · A → SCR
1213	ARM BMI1 B, B2 D, SC			%3 → SC
1214	LOOP TSC0			%SHIFT 3 LEFT
1215	LOGM OR A, SCR B, SH D, SH			%NEW OCTAL DIGIT → SH
1216	LOGM OR A, SS B, B14 D, SS			%SET OCTAL FLAG
1217	JMP RLOOP			%READ NEXT CHAR.
			1201	

1220	EASS8,	LOGM ADIR D,A A,P IARM BMINA B,AC A,SCR LE6		%TERMINATION CHAR. FROM P
1221		JMP TO RLOOP IF ZERO		%TEST FOR LF
1222		ILOGM ADIR A,SCR D,P LE16	1201	%LINE FEED IGNORE
1223	RETU1, RETU,	LOGM A,P B,CAR D,IO		%RETUR ADD. TO SCR
1224		JMP ,CAR		%SSCR → CAR
1225				
1226	PANINC,	LOGM BDIR B,B5 D,P ARM A,P B,MIS D,IO		%BIT 5 SET IN CP
1227		ARM A,IO B,OPR		%SET MOPC-BIT 5 IN MISC
1230		ILOGM ADIR D,SS A,H LE12 DSPL		%READ OPR
1231		ARM A,IO B,PAS		%SAVE OPR
1232		LOGM ADIR A,H D,P		%READ PANEL STATUS
1233		LOGM BDIR B,B6 D,SS	1257	%SET STATUS FOR PANEL INTERRUPT
1234		JMP PANT2		
1235				
1236	PANT1,	LOGM AND B,B1 <sup>7</sup> A,SS CJMP NZERO RPANT		%TEST LOAD
1236		ILOGM BDIR LE2 B,SH D,SS DSPL	1717	%JIMP TO INCH
1236		ARM A,IO B,PAS		%SAVE SH-REG
1236		LOGM ADIR A,H D,P		%PANEL STATUS → H
1236		ILOGM ADIR A,SS D,A LE11		%SAVE PAS
1236		LOGM AND B,B14 A,H		%UNSAVE A
1236				%TEST SET ADDRESS
1236				
1236				
1237				
1240				
1241				
1242				
1243				
1244				

1245	CJMP NZERO SETAD							
1246	LOGM AND B, B12 A, H	1446	%TEST RESTART					
1247	CJMP NZERO RESTA	1304	%JMP TO RESTART					
1250	LOGM AND B, B13 A, H		%TEST DEPOSIT					
1251	CJMP NZERO DEPP	1467	%DEPOSIT, ADDR, IN SS LE12					
1252	LOGM AND B, B11 A, H		%TEST CONTINUE					
1253	CJMP NZERO STFP	1307	%START PROG. IN MAIN MEM.					
1254	LOGM AND B, B10 A, H		%TEST LOAD					
1255	CJMP NZERO LOAD	1503	%LOAD FROM LOAD DEV.					
1256	JMP PANT1	1256	%JMP TO REGEX. OR MEM. EX					
1256	PANT1,	ILOGM BDIR B, SH D, SS LE2 DSPL		%SAVE SH				
1257	PANT2,	LOGM AND B, B15 A, P	1462	%TEST NOOP				
1260	CJMP NZERO RETPA							
1261	ARM BMI B, B7 D, SH		%RESET BIT IN PAS					
1262	LOGM AND B, SH A, P D, SCR		%SET PAC					
1263	ARM A, SCR B, PAC D, IO		%TEST REG. OR MEM. EXAM.					
1264	LOGM AND B, B7 A, P							
1265	CJMP NZERO MEXM	1456						
1266	ARM A, P B, CAR D, IO							
1267	ARM							
1270	ILOGM ADIR ORBWO D, SCR							
1271	ARM A, SCR B, LMP D, IO	1462	%READ REG					
1272	JMP RETPA		%SET LAMP DISP.					
1273								
1273	%JMP TO THIS ROUTINE WHEN "/" IS TYPED							
1273	EXAM,	LOGM OR B, B10 A, SS D, SS		%SET EXAM BIT				
1274	LOGM AND B, B7 A, SS		%TEST REGISTER EXAM					
1275	CJMP NZERO REXAM	1321	%JMP REG EXAM IF NOT ZERO					
1276	LOGM ANDCB B, B16 A, SS D, SS		%RESET REG DEP					
1277	ILOGM BDIR B, SH D, SS LE12 DSPL		%SAVE ADDRESS					

1300	EXRO,	ILOGM ADIR A,SS D,P LE12	%ADDRESS → CP
1301		ARM CPTR BM1 B,P D,P	%CP - I → CP
1302		ARM CRR1	
1303		JMP IEXA1	
1304			1424
1304	%START, <OCTALN.>!		
1304	%START ADDRESS IN SH IF OCTALNUMBER WRITTEN ELSE IN		
1304	%SP (CONTINUE)		
1304	RESTA,	ILOGM BDIR B,B4 D,SP	%SET RESTART ADDRESS
1305	STSP,	ARM A,Z B,PIE D,IO	%RESET PIE
1306		ARM CHLEV	%CHANGE LEVEL
1307	STFP,	ILOGM ADIR A,Z D,SS	%0 → SS, 0 → OCTAL FLAG
1310	STPR,	ILOGM AND B,B14 S,SS D,SS	%PREPARE OCTAL TEST
1311		ILOGM ADIR A,SS D,A LE11	%UNSAVE A-REG
1312		ARM A,Z B,MIS D,IO	%0 → MISC
1313		ILOGM ADIR A,SS LE0	%TEST OCTAL FLAG
1314		CLOGM NZERO BDIR B,SH D,SP	%START ADDRESS → SP
1315		ILOGM BDIR B,B15 D,SCR	%SET BIT FOR RESET LOAD
1316		ILOGM OR B,B11 A,SCR D,SCR	%SET CONTINUE BIT
1317		ARM A,SCR B,PAC D,IO	%SET BITS TO PANEL CONT.
1320		ILOGM ADIR A,SP D,P CFC	%START ADDRESS → CP, START
1321			
1321	%REGISTER EXAMIN. JMP FROM EXAM		
1321	%TESTS ON BIT 15 IN STATUS(SS) AND JUMPS		
1321	%TO IEXAM IF "INTERNAL REG"		
1321	REXAM,	ILOGM ANDCB B,B7 A,SS	%RESET REG EXAM
1322		ILOGM OR B,B16 A,SS D,SS	%SET REG DEP
1323		ILOGM BDIR B,SH D,SS LE7 DSPL	%SAVE REG NUMBER
1324		LOGM AND A,SS B,B15	%TEST INTERNAL REG

1325	ERDP,	CJMP NZERO IEXAM	1421	%"INTERNAL REG" IF NOT ZERO
1326		ILOGM ADIR A, SS D, SH LE7		%UNSAVE REG NUMBER
1327		ARM BMI B, B3 D, SCR		%7 → SCR
1330		LOGM AND A, SCR B, SH D, SCR		%MASK REG NUMBER
1331		ILOGM ADIR A, SS D, SH LE14		%READ LEVEL
1332		ARM BMI B, B2 D, SCR		%3 → SC
1333		LOOP TSC0		%SHIFT REG NUMBER
1334		LOGM OR A, SCR B, SH D, SCR		%GENERATE REG AND LEVEL
1335		ARM A, SCR B, CAR D, IO		%UNSAVE A
1336		ILOGM ADIR A, SS D, A LE11		%TEST DEPOSIT
1337		LOGM AND B, B11 A, SS		%RETUR TO DEPOSIT
1340		CJMP NZERO REDEP	1403	%READ REGISTER
1341		ILOGM ADIR ORBWO D, SH		
1342		JMP IEXA	1425	
1343		1343 %DEPOSIT ROUTINE, ENTERED AFTER CARRIAGE RETURN		
1343	CHCR,	ARM A, IO B, MPC	1430	%SAVE RETUR
1344		JMP PRLF		%PRINT LF
1345		LOGM ANDCBB B, B7 A, SS D, SS		%RESET BIT FOR RI (INT-REG)
1346		LOGM AND B, B16 A, SS		%TEST REG DEPOSIT
1347		CJMP NZERO REGDP	1412	%IMP TO REG DEPOSIT IF NOT ZERO
1350		LOGM AND B, B14 A, SS		%TEST OCTAL NUMB. WRITTEN
1351		CJMP ZERO NDEP	1360	
1352		LOGM AND B, B10 A, SS		
1353		JMP TO QUM IF ZERO		
1354	DEPM,	ILOGM ADIR A, SS D, P LE12	1134	% / FLAG NOT SET
1355		ARM CPTR BMI B, P D, P		%READ ADDRESS
1356		LOGM BDIR B, SH D, SCR		%CP - I → CP, CP → R
1357		ARM CWR1 A, SCR		%DATA TO A-BUS REG.
1360	NDEP,	LOGM AND B, B10 A, SS		%WRITE SCR
1361		CJMP ZERO REAC		%TEST EXAM BIT
1362		ILOGM ADIR D, P A, SS LE12	1077	%NO DEPOSIT
1363		IARM BDI ADDI D, SS B, P LE12 DSPL		%INCREMENT ADDRESS
1364		JMP EXRO	1300	

1365		%INTERNAL REGISTER DEPOSIT					
1365	IRD,	ILOGM ADIR A,SS D,SCR LE17					
1366		ARM A, SCR B, CAR D, IO					
1367		LOGM BDIR B, SH D, SCR					
1370		ARM ADIR A,SCR B,IR3 D,IO					
1371		LOGM ANDCB A,SS B,B15 D,SS					
1372		JMP NRDP					
1373	BANK,	LOGM BDIR B,SH D,SCR					
1374		LOGM OR B,B2 A,SCR D,SCR					
1375		ARM A,SCR B,PCR D,IO					
1376		LOGM ANDCB B,B7 A,SS D,SS					
1377		JMP NRDP1					
1400		* %*==*=*=*					
1400							
1400		JMP 400					
1400		JMP MOPCM					
1401		JMP MOPC					
1402							
1403							
1403		%*==*=*=*					
1403							
1403	REDEP,	ILOGM ADIR A,SCR D,SH LE1					
1403	RPDEP,	ILOGM BDIR ORBW DSPL B,SH					
1404		ILOGM ADIR A,A D,SS LE11 DSPL					
1405		LOGM ANDCB B,B11 A,SS D,SS					
1406		LOGM ANDCB A,SS B,B16 D,SS					
1407							

%READ REG NUMB.  
%SET REG. NUMBER IN CAR  
%NUMBER WRITTEN IN SCR  
%DEPOSIT IN SPESY. REG  
%RESET INTERNAL REG BIT

%SET BIT 2 IN SCR → 1  
%SET BANKNUMBER IN PCR  
%RESET BIT FOR R- I

%INTERRUPT AND PANEL INT  
%MASTER CLEAR  
%STOP

%READ NUMBER  
%DEPOSIT IN REG  
%SAVE A-REG  
%RESET DEPOSIT BIT  
%RESTORE REGEX BIT

1410				
1411	NRDPI, LOGM ANDCB A, SS B, B10 D, SS JMP TO REAC	1077	%RESET / BIT	
1412				
1412	%ROUTINE FOR REGISTER DEPOSIT			
1412				
1412	REGDP, LOGM AND B, B14 A, SS CJMP ZERO NRDP	1406	%TEST OCTAL NUMBER WRITTEN %NO DEPOSIT	
1413	LOGM AND B, B15 A, SS		%TEST 'INTERNAL REG'	
1414	CJMP NZERO IRD	1365	%INTERNAL REGISTER DEPOSIT	
1415	ILOGM BDIR B, SH D, SCR LE1 DSPL		%SAVE NUMBER	
1416	LOGM OR B, B11 A, SS D, SS		%SET BIT FOR DEPOSIT	
1417	JMP ERDP	1326	%JMP TO GEN, REGNR. AND LEVEL	
1420				
1421				
1421	%"INTERNAL REG" EXAMIN			
1421				
1421	IEXAM, LOGM BDIR B, SH D, SCR ARM A, SCR B, CAR D, IO ARM A, IO B, IR 3		%REG. NUMBER → SCR %SET REG. NUMBER → CAR %READ REG CONTENT	
1422				
1423	IEXA1, LOGM ADRA, H D, SH			
1424	IEXA, ARM A, IO B, MPC			
1425	JMP OUT8	1146	%SAVE RETUR %PRINT NUMBER	
1426	JMP REAC	1077	%READ NEXT INP	
1427				
1430				
1430	PRLF, IARM PLUS A, H B, Z ADD1 D, SCR LE5 DSPL		%SAVE RETUR	
1430				



		%SET BANKNUMBER	
1454	ARM A, SCR B, PCR D, IO JMP REAC	1077	
1455			
1456	MEXM,		%READ ADDRESS
1457	ILOGM ADIR A, SS D, P LE12 ARM BM1 B, P D, P CPTR		
1458	ARM CRR1		
1459	ARM A, H B, LMP D, IO ILOGM ADIR A, SS D, SH LE2 LOGM AND B, B6 A, SS		%SET DATA %UNSAVE SH %TEST PANEL INTERRUPT
1460	RET PA,		
1461	CJMP ZERO RPANT	1717	%RETUR TO INCH
1462	ARM A, Z B, MIS D, IO LOGM CFC ADIR A, SP D, P		%RESET MOPC BIT %SP → CP, FETCH
1463			
1464			
1465			
1466			
1467			
1468			
1469			
1470	DEPP,		%READ OPR %TEST REG. OR MEM. DEPOSIT E
1471	ARM A, IO B, OPR LOGM AND B, B7 A, P CJMP ZERO RDEP	1476	
1472	ILOGM ADIR A, SS D, P LE12 ARM BM1 B, P D, P CPTR		%READ ADDRESS
1473	ARM CWR1 A, H		%DEPOSITE IN MEM.
1474	JMP REAC	1077	
1475			
1476	RDEP,		%SET REG. N. AND LEVEL → CAR %DATA → SH
1477	ARM A, P B, CAR D, IO LOGM ADDR A, H D, SH JMP RPDEP	1476	
1500			
1501			
1502			

1501	%ENTRY IN MOPC AFTER \$, & OR LOAD COMMAND		
1501	% (SH1)= ALD-NUMBER, SPECIFIED ON CONSOLE DEVICE		
1501	% IF NO ALD NUMBER IS SPECIFIED, THE DEFAULT NUMBER IS READ FROM ALD		
1501	%ALD NUMBER FORMAT		
1501	%BIT 15 : EXTN, EXTENDED LOAD FUNCTION		
1501	%BIT 14 : RESTART		
1501	%BIT 13 : MASS STORAGE LOAD		
1501	%BIT 12 : OTAL LOAD		
1501	DOLL,	LOGM BDIR D, A B, B14 JMP DOLET	%10000 → A, AFTER \$
1502	LOAD,	LOGM BDIR B, B17 D, SS	1505 %SET LOAD-FLAG, RESET OCTAL READ FLAG
1503			
1504	ETSGN,	LOGM BDIR D, A B, Z	%0 → A, AFTER & OR LOAD
1505	DOLET,	LOGM ADIR B, PAS A, IO ARM BM1 D, P B, B10	%READ PANEL
1506		LOGM AND D, P B, PA, H	#377 → P
1507		LOGM OR D, P B, B10 A, P	
1510		LOGM ADIR D, IO B, PAC A, P	%SET LOAD BIT IN PANEL CONTROL
1511		LOGM AND B, B14 A, SS	
1512		JMP TO DE0 IF NZERO	%TEST IF OCTAL NUMBER READ
1513		LOGM ADIR B, ALD A, IO	%JMP OCTAL READ
1514		LOGM ADIR D, SH A, H	%GET ALD
1515	DE0,	LOGM OR D, A A, A B, SH	
1516		LOGM AND B, B17 A, A	
1517		JMP TO EXTN IF NZERO	1516 %EXTENDED LOAD FUNCTION
1520			
1521		LOGM AND B, B16 A, A	
1521		JMP TO RSTRT IF NZERO	1576 %RESTART FUNCTION?
1522		LOGM AND B, B15 A, A	
1523		JMP TO MASS IF NZERO	
1524			1601 %MASS STORAGE LOAD
1525	DE1,	ILOGM ADIR D, SS A, A LE17 DSPL	%DEV. NR. → SS LEV17

1526	LOGM BDIR D, SS B, B17	%SET LOAD FLAG
1527	LOGM OR D, SS B, B10 A, SS	%SET EXAMINE BIT IN SS
1530	LOGM AND B, B14 A, A	
1531	JMP TO NYFAF IF NZERO	1075 %OCTAL LOAD IF A = 010000
1532	JMP TO BINL	1532
1532	%BINARY LOAD	
1532	%WILL PICK UP NECESSARY PARAMETERS FROM A STANDARD (OCTAL)	
1532	%BOOTSTRAP AND LOAD THE BINARY INFORMATION INTO CORE	
1532	%IMMEDIATELY FOLLOWING THE CHECKSUM THERE IS AN ACTION	
1532	%COMMAND. IF TERMINATING	
1532	%CHARACTER IS A BLANK, THEN THE LOADED PROGRAM IS STARTED IN	
1532	%THE START ADDRESS FOUND IN THE BOOTSTRAP. OTHERWISE THE COMMAND	
1532	%IS ACTED UPON BY MOPC	
1532	BINL,	LOGM ADIR B, MPC A, IO CALL ACT
1533		LOGM ADIR D, SH A, Z
1534		1756 %ACTIVATE DEVICE %0 → SH
1535	SEEK,	LOGM BDIR D, SP B, SH %SH → SP (POSSIBLE START ADDRESS)
1536	SIKI,	LOGM ADIR B, MPC A, IO CALL ASS8
1537		1176 %OCTAL NUMBER READ?
1540		LOGM AND B, B14 A, SS JMP TO SIKI IF ZERO
1541		1536 %NO % A - 40 → AC
1542		%AC + 1 → AC
1543		%SEEK FOR '1' AS TERMINATOR
1544		1535
1545		LOGM ADIR B, MPC A, IO CALL BIN

1547	ARM BM1 D,P B,SH CPTR	%SH - 1 → CP, CP → R, BLOCK START
1550	LOGM ADIR B,MPC A,IO	
1551	CALL BIN	
1552	LOGM BDIR D,T B,SH	
1553	LOGM ADIR D,D A,Z	
1554	STLP,	
1554	LOGM ADIR B,MPC A,IO	
1555	CALL BIN	%SH → T, WORD COUNT
1556	LOGM BDIR D,A B,SH	%O → D
1557	ARM PLUS D,D B,D A,A	
1560	ARM BM1 D,T B,T CWRI A,A	
1561	JMP TO STLP IF NZERO	
1562	LOGM ADIR B,MPC A,IO	
1563	CALL BIN	%READ CHECKSUM
1564	LOGM EXOR B,SH A,D	
1565	JMP TO QUM IF NZERO	
1566	LOGM BDIR D,SS B,B17	%CHECKSUM ERROR
1567	LOGM ADIR B,MPC A,IO	%SET LOAD BIT
1570	CALL ASS <sub>8</sub>	
1571	LOGM ADIR A,A	1176 %READ ACTION CODE
1572	JMP TO STSP IF ZERO	
1573	JMP TO REAC+2	
1574		1305 %START PROGRAM (TERMINATOR = BLANK)
1574		1101
1574	%EXTN	
1574	%EXTENDED LOAD FUNCTION	
1574	%WHEN THE EXTN-BIT (BIT15) IN A IS SET, A MICRO-JUMP TO THE ADDRESS	
1574	%FOUND IN A BIT0-10 IS PERFORMED	
1574	%NO FURTHER DECODING OF AID TAKES PLACE	
1574	EXTN,	LOGM ADIR D,IO B,CAR A,A
1575		JMP, CAR





1640	LOGM ADIR D, IO B, CAR A, SCR	%SET UP CAR
1641	LOGM ADIR D, IO B, IO A, A	%OUT -
1642	LOGM ADIR B, IO A, IO	%IN -
1643	LOGM ADIR D, A A, H	% - TO A-REG
1644	JMP RETU	%STANDARD RETURN
1645		1224
1645	%BIN	
1645	%BIN READS A 16BIT WORD IN TWO BYTES	
1645	%CALL WITH : DEVICE-NO IN SS17	
1645	%RETURNS WITH : DATA IN SH1	
1645		
1645	BIN,	IARM PLUS ADDI D, SCR B, Z A, H LE5 DSPL %SAVE RETURN
1645		
1646	BIN1,	LOGM ADIR B, MPC A, IO
1647		CALL INCH
1647		1716 %READ 1, BYTE
1650		LOGM ADIR D, SH A, A
1651		LOGM BDIR D, SC B, B3
1652		%8 → SC
1652		%SHIFT 8 LEFT
1653		LOOP
1653	BIN2	LOGM ADIR B, MPC A, IO
1654		CALL INCH
1654		1716 %READ 2, BYTE
1655		LOGM OR D, SH B, SH A, A
1656		%JOIN
1656		1434 %STANDARD RETURN
1657		JMP RETU <sub>5</sub>
1657		
1657		%MAIN MEMORY CHECK
1657		%MICRO-PROGRAM, VERSION C
1657		%NJL 6/6/73

```

1657 % TESTS MEMORY FROM ADDRESS SPECIFIED IN B-REG AND UP TO
1657 % ADDRESS SPECIFIED IN X-REG
1657 %
1657 % ERROR INDICATION:
1657 %   T=FAILING BITS      [OR6]
1657 %   P=FAILING ADDRESS    [OR2]
1657 %   D=ERROR PATTERN      [OR1]
1657 %   L=TEST PATTERN       [OR4]
1657 %   B=START ADDRESS      [OR3]
1657 %   X=STOP ADDRESS       [OR7]
1657 %
1657 % IF NO ERROR IS FOUND T = 000000
1657 %
1657 % PATTERNS USED :
1657 %   000001
1657 %   000002
1657 %   000004
1657 %   .....
1657 %   .....
1657 %   100000
1657 %
1657 % ADDRESS STORED IN ADDRESS (THIS PATTERN IS RUN 16 TIMES)
1657 %
1657 % AND THEIR COMPLEMENTS
1657 %
1657 % USE OF REGISTERS IN THIS PROGRAM :
1657 %
1657 %   A = 000000  USE T AS TEST DATA
1657 %   A = 177777  USE ADDRESS AS TEST DATA
1657 %
1657 % SCR = 000000 WRITE TEST DATA INTO CORE
1657 % SCR = 177777 READ TEST DATA FROM CORE
1657 %
1657 % D = 000000 USE TEST DATA AS IS
1657 % D = 177777 USE COMPLEMENT OF TEST DATA
1657 %
1657 % L =      TEST DATA

```

1657	MMCC,	LOGM ADIR D, A A, Z	%0 → SS	INIT PHASE
1660	MM00,	LOGM ADIR D, D A, Z	%0 → D	INIT POLARITY
1661	MM0,	LOGM BDIR D, T B, B0	%1 → T	INIT DATA
1662	MM1,	LOGM ADIR D, SCR A, Z	%0 → SCR	INIT STORE
1663	MM2,	ARM BM1 D, P B, B C PTR	%B) - 1 → CP, CP → R	INIT ADDRESS
1664	MM3,	ARM PLUS ADD1 D, L B, Z A, R	%R) + 1 → L	MAKE DATA
1665		LOGM ADIR A, A		
1666		LOGM ADIR D, L A, T IF ZERO	%T) → L IF (A) = 0	
1667		LOGM EXOR D, L B, D A, L	%L) → L IF (D) = 177777	
1670		LOGM ADIR A, SCR		
1671		JMP TO MM4 IF NZERO	%LOAD IF (SCR) = 0	
1672		ARM A, L CVR1	%STORE L IN (R) + 1	
1673		JMP TO MM41		
1674	MM4,	ARM CRR1	%((R) + 1) → H	
1675		LOGM EXOR B, L A, H		
1676		JMP TO ERR IF NZERO	1712 %ERROR DETECTED	
1677	MM41,	ARM BMINA B, X A, R	%TEST FOR LAST LOCATION	
1700		JMP TO MM3 IF NZERO	1664 %CONTINUE	
1701		LOGM ADIRC D, SCR A, SCR	%SWITCH LOAD/STORE	
1702		JMP TO MM2 IF NZERO		
1703		ARM PLUS D, T B, T A, T		
1704		JMP TO MMI IF NZERO	1662 %T + T → T	SWITCH DATA



1730	ILOGM ADIR D, SCR A, A DSPL LE13	%SAVE A	
1731	LOGM ADIR B, MPC A, IO		
1732	CALL ACT		
1733	ILOGM ADIR D, A A, SCR LE13	1756 %ACTIVATE DEVICE	
1734	JMP OUT1	%UNSAVE A0	
1735		%FOR ECHO-ING	
1735	%OUTCH		
1735	%WRITES A CHARACTER ON DEVICE (SS17) +4		
1735	%*** SCR0 IS DESTROYED ***		
1735	OUTCH,	IARM PLUS ADD1 D, SCR B, Z A, H LE15 DSPL	
1736	OUT1,	LOGM AND B, B17 A, SS	
1736		JMP TO OUT3 IF NZERO	
1737		ILOGM ADIR D, SCR A, A LE13 DSPL	1754 %NO OUTPUT IF LOAD MODE
1740		IARM PLUS ADD1 D, SCR B, Z A, SS LE17	%SAVE A0
1741		ARM PLUS ADD1 D, SCR B, B2 A, SCR	%DN0 + 1 → SCR
1742			%DN0 + 6 → SCR
1743	OUT2,	LOGM ADIR B, MPC A, IO	1632 %READ STATUS
1744		CALL IOXR	%READY FOR TRANSFER?
1745		LOGM AND B, B3 A, A	
1746		JMP TO OUT2 IF ZERO	1743 %NO
1747		LOGM ADIR A, SCR	%SCR → AC
1750		ARM BM1 D, SCR B, AC	%DN0 + 5 → SCR
1751		ILOGM ADIR D, A A, SCR LE13	%UNSAVE A0
1752		LOGM ADIR B, MPC A, IO	
1753		CALL IOXR	1632 %WRITE CHARACTER
1754	OUT3,	ILOGM ADIR D, P A, SCR LE15	
1755		JMP RETU	1224 %STANDARD RETURN
1756			
1756	%ACTIVATES DEVICE		
1756	ACT,	IARM PLUS ADD1 D, SCR B, Z A, SS LE17	%DN0 + 1 → SCR

1757		ARM PLUS D, SCR B, B1 A, SCR	%DNO + 3 → SCR
1760		ARM PLUS ADDI A, Z B, B2 D, A	$\zeta \rightarrow A$
1761		LOGM AND B, B17 A, SS	%LOAD MODE ?
1762		JMP TO ACT1 IF NZERO	
1763		ARM PLUS A, A B, B13 D, A	1766 % YES. DO NOT SFT PAR1, ETC.
1764		LOGM OR D, A B, B17 A, A	% 4005 → A
1765		LOGM OR D, A B, B16 A, A	%144005 → A
1766	ACT1,	CALL IOXR	%(RETURN ADDRESS ALREADY IN H-REG)
1767		*	
1767		%THIS PROGRAM STORES THE L-REGISTER IN THE LOCATION CONTAINED	
1767		%IN B-REGISTER. IT THEN LOADS THE SAME ADDRESS INTO THE D-REGISTER	
1767		%AND FORMS EXCLUSIVE OR OF L- AND D-REGISTER IN THE T-REGISTERS	
1767		%THIS LOOP CAN ONLY BE TERMINATED BY PUSHING MASTER CLEAR.	
1767		MLOOP, ARM BM1 D, P B, B C PTR	%B - 1 → CP, CP → R
1767		MLP1, LOGM ADIR A, L CWR1 IF ZERO	%STORE L (ACTIVATE CONDITION)
1770		LOGM ADIR D, D A, H C PTR	%H → D, CP→ R
1771		LOGM EXOR D, T B, L A, D C RR1	$\#_L \vee D \rightarrow T$ , LOAD H
1772		JMP MLOOP	1767
1773			
1774		ARM A, IO BIR3	%MCL, REG → H
1774		LOGM ANDCB A, H B, A D, SP	%N(A), H → SP
1775		LOGM A, SP BIR3 D, IO ADIR	%REG → SP
1776		JMP FETCH	101
1777			
2000			
2000		)LINE	
2000			

PRESTON MADE IN USA

**- we make bits for the future**

NORSK DATA A.S BOX 4 LINDEBERG GARD OSLO 10 NORWAY PHONE 30 90 30 TELEX 18661