# ND-500 Reference Manual <br> ND-05.009.3 EN 

The information in this manual is subject to change without notice. Norsk Data A.S assumes no responsibility for any errors that may appear in this manual. Norsk Data A.S assumes no responsibility for the use or reliability of its software on equipment that is not furnished or supported by Norsk Data A.S. Copyright $\square$ 1987 by Norsk Data A.S

|  |  |  | PRINTING RECORD |
| :---: | :---: | :---: | :---: |
| PRINTING | NOTES |  |  |
| $10 / 80$ | Version 1 |  |  |
| $07 / 82$ | Version |  |  |
| $06 / 87$ |  |  |  |
|  |  |  |  |
|  |  |  |  |



## UPDATING

Manuals can be updated in two ways, new versions and revisions. New versions consist of a completely new manual which replaces the old one, and incorporate all revisions since the previous version. Revisions consist of one or more single pages to be merged into the manual by the user, each revised page being listed on the new printing record sent out with the revision. The old printing record should be replaced by the new one.

New versions and revisions are announced in the ND Customer Support Information and can be ordered from the address below.

The reader's comments form at the back of this manual can be used both to report errors in the manual and give an evaluation of the manual. Both detailed and general comments are welcome.

## RING BINDER OR PLASTIC COVER

The manual can be placed in a ring binder for greater protection and convenience of use. Ring binders may be ordered in two sizes: B5 and A-4.

The manual may also be placed in a plastic cover. This cover is more suitable for manuals in A4 size of less than 100 pages than for larger manuals. Please send your order, as well as all types of inquiries and requests for documentation to the local ND office, or (in Norway) to:

Norsk Data A.S
Graphic Centre
Graphic Centre
P.O.Box 25 BOGERUD

N-0621 OSLO 6 - Norway

[^0]
## Preface:

PREFACE

## THE PRODUCT

This manual describes the instruction set, the trap-handling system and the memory management system of the central processing unit of the ND-500 series computer systems and the ND-5000 series computer systems.

The ND-5000 CPU has a completely new and unique physical implementation, but is based on the ND-500 systems architecture. The ND-5000 uses the same instructions as the ND-500.

## THE READER

The ND-500 CPU reference manual is intended for anybody using the ND-500 assembler and for system programmers needing to know the exact format of the generated code.

Programmers making advanced use of the memory management system for segmenting, or writing their own trap-handling routines will find detailed information in this manual.

## PREREQUISITE KNOWLEDGE

No previous knowledge of the ND-500 or the ND-5000 is required, but assembly programming experience is desirable. Understanding the memory management system, making programs that handle communication between the $I / 0$ processor and the ND-500 or the ND-5000 and the inner kernel of the operating system requires a more detailed description of both ND-500 , or ND-5000, and ND-100 hardware. This can be found in

$$
\begin{array}{ll}
\text { ND-5000 Hardware Description } & \text { - ND-05.020 } \\
\text { ND-500/2 Hardware Description } & \text { - ND-05.015 } \\
\text { ND-100 Functional description } & \text { - ND-06.026 }
\end{array}
$$

Use of the ND-500 assembler and how to link and load an ND-500 program is described in the manuals
ND-500 Assembler Reference manual

- ND-60.113
ND-500 Loader Monitor
- ND-60.136

This manual is organized as a reference manual. It is intended for looking up the exact syntax of machine instructions and hardware details relevant to software. Each chapter is independent and can be understood without reading previous chapters.

This manual is valid for both the $N D-500$ and the ND-5000 computer systems. When the manual uses the name ND-5000 this is also valid fore the ND-500 .

The chapters are organized as follows:
PART I General design
Chapter 1: A general introduction to the ND-5000 system
Chapter 2: The register block
Chapter 3: Stack and heap management
Chapter 4: Memory management system
Chapter 5: Cache memory system
Chapter 6: The trap system
Chapter 7: Data types handled by the CPU
Chapter 8: Operand specifiers and addressing
Chapter 9: Instruction formats
PART II Instruction set

Chapter 10: Data transfer and logical instructions
Chapter 11: Arithmetical instructions
Chapter 12: Mathematical functions
Chapter 13: Control instructions
Chapter 14: String instructions
Chapter 15: Miscellaneous instructions
Chapter 16: Special instructions
Chapter 17: Packed decimal instructions (Option)
Part II is organized in a logical way. You find related instructions when leafing through the neighbouring pages to a specific lookup.

The appendices contain tables of address codes, instructions, cross references, and notational conventions.

## NEW INSTRUCTIONS

A number of new instructions are introduced with the ND-5000. These instructions also run on computer systems with the ND-500/1 and the ND- 500/2 CPUs. The instructions are labelled: ('87 extension).

## CPU - I/O PROCESSOR

The term 'CPU' is used for the ND-500/ND-5000 processor throughout this manual. Whenever the I/O processor is mentioned, this means the ND-100/ND-110 processor.

Due to the large number of instruction formats and address modes available, it is not possible to illustrate more than a small fraction of the legal combinations. An attempt has been made to show the use of each format and mode at least once.

Numeric quantities are presented in decimal, octal and/or hexadecimal format. Octal numbers are followed by a 'B' and hexadecimal numbers by an 'H'. Hexadecimal numbers must always start with a decimal number to avoid confusion with identifiers (that is, FFH must be written as $0 F F H$ ). In this manual hexadecimal numbers are always preceded by a zero.
Absence of a following letter indicates decimal number.

When reading examples containing word and halfword quantities displayed as octal bytes, the values in the upper bytes have to be shifted. Example:

Binary pattern:
00010000000010000100100101010010

Displayed as: Four octal bytes: 020B 010B 111B 122B
Two octal halfwords:
010010B 044522B
Octal word:
02002044522B

Hexadecimal numbers require no shifting; the hexadecimal digits can be concatenated as they are, two digits per byte.

The term WORD always refers to 32-bit words. 16-bit data items (ND-100 words) are referred to as HALFWORDS. The term BYTE refers to 8-bit bytes.

In the figures, address values increase downwards.

## TABLE OF CONTENTS

1 INTRODUCTION ..... 3
1.1 CPU Architecture and CPU Implementation ..... 5
1.2 System configuration ..... 5
1.3 Communication between the I/O Processor and the CPUs ..... 8
1.4 Domains, segments and processes ..... 9
2 THE REGISTER BLOCK ..... 11
3 STATIC DATA, STACK AND HEAP ..... 17
3.1 Static allocation ..... 19
3.2 Stack allocation ..... 20
3.3 Heap allocation ..... 22
4 MEMORY MANAGEMENT SYSTEM ..... 25
4.1 Introduction ..... 27
4.2 Memory management architecture ..... 30
4.2.1 Address domain ..... 30
4.2.2 Process ..... 31
4.2.3 Process environment ..... 32
4.2.3.1 Process registers ..... 32
4.2.3.2 Capability tables ..... 32
4.2.3.3 Domain information ..... 34
4.2.4 Logical addressing ..... 36
4.2.5 Domain communication ..... 36
4.2.5.1 Alternative domain ..... 36
4.2.5.2 Domain calls and monitor calls ..... 36
4.2.5.3 Trap handling ..... 39
4.3 Physical implementation ..... 40
4.4 Buffering ..... 44
5 CACHE MEMORY SYSTEM ..... 45
6 THE TRAP SYSTEM ..... 49
6.1 General ..... 51
6.2 Trap handler routines ..... 52
6.3 Searching for a trap handler ..... 52
6.4 Trap handler data field ..... 55
6.5 The status register ..... 57
Section Page
6.5.1 Data status bits ..... 57
6.5.2 Tracing status bits ..... 59
6.5.3 Instruction and operand reference status bits ..... 60
6.5.3.1 Ignorable trap conditions ..... 60
6.5.3.2 Non-ignorable trap conditions ..... 63
6.5.3.3 Fatal trap conditions ..... 63
6.5.4 Signalling, synchronization and miscellaneous status bits ..... 64
6.5.5 System error status bits ..... 66
6.5.6 Addressing traps
66
66
6.5.7 Status bits survey ..... 66
7 DATA TYPES ..... 69
7.1 Introduction ..... 71
7.2 Data types ..... 71
7.2.1 Bit ..... 71
7.2.2 Byte ..... 72
7.2.3 Halfword
72
72
7.2.4 Word ..... 72
7.2.5 Single precision floating point ..... 73
7.2.6 Double precision floating point ..... 73
7.2.7 Floating point rounding ..... 74
7.2.8 Descriptor
75
75
7.3 Data formats in main memory ..... 75
7.4 Data in registers ..... 77
8 OPERAND SPECIFIERS AND ADDRESSING ..... 79
8.1 Introduction ..... 81
8.2 General and direct operands ..... 82
8.2.1 General operands ..... 84
8.2.2 Post-Index ..... 86
8.3 Survey of addressing modes ..... 87
8.4 Local addressing ..... 90
8.5 Local, post-indexed addressing ..... 92
8.6 Local indirect addressing ..... 94
8.7 Local indirect, post-indexed addressing ..... 96
8.8 Record addressing ..... 98
8.9 Pre-indexed addressing ..... 100
8.10 Absolute addressing ..... 102
8.11 Absolute, post-indexed addressing ..... 104
8.12 Constant operand addressing ..... 106
8.13 Register addressing ..... 108
8.14 Alternative addressing ..... 109
8.15 Descriptor addressing ..... 110
8.16 Direct operands
113
113
8.16.1 Displacement addressing
113
113
8.16.2 Absolute program addressing ..... 113
8.16.3 Absolute data addressing ..... 113
9 THE ND-500 INSTRUCTION SET ..... 115
10 DATA TRANSFER AND LOGICAL INSTRUCTIONS ..... 123
10.1 Load ..... 125
10.2 Load local base register ..... 126
10.3 Load record register ..... 127
10.4 Store ..... 128
10.5 Store local base register ..... 129
10.6 Store record register ..... 130
10.7 Move ..... 131
10.8 Swap ..... 132
10.9 Compare ..... 133
10.10 Compare two operands ..... 134
10.11 Test against zero ..... 135
10.12 Negate ..... 136
10.13 Invert ..... 137
10.14 Invert with carry add ..... 138
10.15 Absolute value ..... 139
10.16 Clear register ..... 140
10.17 Store zero ..... 141
10.18 Set to one ..... 142
10.19 Increment ..... 143
10.20 Decrement ..... 144
10.21 And ..... 145
10.22 Or ..... 146
10.23 Exclusive or ..... 147
10.24 Logical shift ..... 148
10.25 Arithmetical shift ..... 149
10.26 Rotational shift ..... 150
10.27 Get bit ..... 151
10.28 Put bit ..... 152
10.29 Clear bit ..... 153
10.30 Set bit ..... 154
10.31 Get bit field ..... 155
10.32 Put bit field ..... 156
10.33 Floating point remainder ..... 157
10.34 Integer part ..... 158
10.35 Integer part with rounding ..... 159
10.36 AMODB - Integer modulo ('87 extension) ..... 160
10.37 ENTIER - SIMULA Entier function ('87 extension) ..... 161
11 ARITHMETICAL INSTRUCTIONS ..... 163
11.1 Add ..... 165
11.2 Subtract ..... 166
11.3 Multiply ..... 167
11.4 Divide ..... 168
Section ..... Page
11.5 Add two operands ..... 169
11.6 Subtract two operands ..... 170
11.7 Multiply two operands ..... 171
11.8 Divide two operands ..... 172
11.9 Add three operands ..... 173
11.10 Subtract three operands ..... 174
11.11 Multiply three operands ..... 175
11.12 Divide three operands ..... 176
11.13 Multiply with overflow to register ..... 177
11.14 Divide with remainder to register (modulo) ..... 178
11.15 Unsigned multiply with overflow to register ..... 179
11.16 Unsigned divide ..... 180
11.17 Add with carry ..... 181
11.18 Subtract with carry ..... 182
11.19 Multiply and add ..... 183
11.20 Sum of products ..... 184
12 MATHEMATICAL FUNCTIONS ..... 185
12.1 A to the I'th power ..... 187
12.2 I to the $J^{\prime}$ th power ..... 188
12.3 Polynomial ..... 189
12.4 Square root ..... 190
12.5 Sine ..... 191
12.6 Arc sine ..... 192
12.7 Cosine ..... 193
12.8 Arc cosine ..... 194
12.9 Tangent ..... 195
12.10 Arc tangent ..... 196
12.11 Arc tangent two argument ..... 197
12.12 Exponential ..... 198
12.13 Natural logarithm ..... 199
12.14 Binary logarithm ..... 200
12.15 Common logarithm ..... 201
13 CONTROL INSTRUCTIONS ..... 203
13.1 Unconditional relative jump ..... 205
13.2 Unconditional absolute jump ..... 206
13.3 Conditional jump ..... 207
13.4 Loop with increment ..... 209
13.5 Loop with decrement ..... 211
13.6 Loop general ..... 213
13.7 Call subroutine general ..... 215
13.8 Call subroutine absolute ..... 216
13.9 Initialize stack ..... 217
13.10 Subroutine entry points ..... 218
13.11 Subroutine return ..... 226
14 STRING INSTRUCTIONS ..... 229
14.1 Introduction ..... 231
14.2 String move ..... 234
14.3 String move while ..... 235
14.4 String move until ..... 236
14.5 String move translated ..... 237
14.6 String move translated until ..... 238
14.7 String move m elements ..... 239
14.8 String fill ..... 240
14.9 String fill m elements ..... 241
14.10 String compare ..... 242
14.11 String compare translated ..... 243
14.12 String compare with pad ..... 244
14.13 String compare translated with pad ..... 245
14.14 String skip elements ..... 246
14.15 String locate element ..... 247
14.16 String scan ..... 248
14.17 String span ..... 249
14.18 String match ..... 250
14.19 Set parity in string ..... 251
14.20 Check parity in string ..... 252
15 MISCELLANEOUS INSTRUCTIONS ..... 253
15.1 Block move and Fill ..... 255
15.2 Data type conversion ..... 256
15.3 Data type conversion with rounding ..... 258
15.4 Load address ..... 259
15.5 Load address into record register ..... 260
15.6 Load address into base register ..... 261
15.7 Load address of multilevel chain ..... 262
15.8 Load index ..... 263
15.9 Calculate index ..... 264
15.10 No operation ..... 265
15.11 Set flag ..... 266
15.12 Clear flag ..... 267
15.13 Get buddy element ..... 268
15.14 Free buddy element ..... 269
15.15 PLCCN - Convert PLANC descriptor to ND-500 descriptor ('87 extension) ..... 270
15.16 NCPLC - Convert ND-500 descriptor to PLANC descriptor ('87 extension) ..... 271
15.17 CLINIT - Initialize local clock ('87 extension) ..... 272
15.18 CLREAD - Read local clock (' 87 extension) ..... 273
16 SPECIAL INSTRUCTIONS ..... 275
16.1 Disable process switch ..... 277
16.2 Enable process switch ..... 278
16.3 Test and set ..... 279
Section Page
16.4 Break point ..... 280
16.5 Set bit in trap enable register ..... 281
16.6 Clear bit in trap enable register
282
282
16.7 Load special register ..... 283
16.8 Store special register ..... 284
16.9 Integer float register communication ..... 285
16.10 Data cache clear ..... 286
16.11 DDIRT - Dump dirty ('87 extension) ..... 287
16.12 Program cache clear ..... 288
16.13 Data memory management on ..... 289
16.14 Program memory management on ..... 290
16.15 Data memory management of $f$ ..... 291
16.16 Program memory management off ..... 292
16.17 Read Written In Page table ..... 293
16.18 Clear Written In Page bit ..... 294
16.19 Clear Written In Page table ..... 295
16.20 Read Page Used table ..... 296
16.21 Clear Page Used bit ..... 297
16.22 Clear Page Used table ..... 298
16.23 Read I/O processor memory ..... 299
16.24 Clear translation speedup buffer ..... 300
16.25 Load bypassing cache ..... 301
16.26 OPERATING SYSTEMS SUPPORT INSTRUCTIONS
302
302
16.26.1 RHOLE - read from NUCLEUS Hole (' 87 extension) ..... 303
16.26.2 WHOLE - write to NUCLEUS hole (' 87 extension) ..... 304
16.26.3 SEND - Send to port (' 87 extension) ..... 305
16.26.4 RECVE - Receive from port (' 87 extension) ..... 306
16.27 INSTRUCTIONS MANIPULATING REGISTER- AND CONTEXT BLOCK ..... 307
16.27.1 SREGBL - Save register block ('87 extension) ..... 309
16.27.2 LREGBL - Load register block (' 87 extension) ..... 310
16.27.3 SCNTXT - Save context block ('87 extension) ..... 311
16.27.4 LCNTXT - Load context block (' 87 extension) ..... 312
16.28 REXT - Read from device external to CPU (' 87 extension) ..... 313
16.29 WEXT - Write to device external to CPU (' 87 extension) ..... 314
16.30 TOSSP - Special load of TOS ('87 extension) ..... 315
16.31 RPHS - Read from physical segment ('87 extension) ..... 316
16.32 WPHS - Write to physical segment (' 87 extension) ..... 317
16.33 CAD - load CAD ('87 extension) ..... 318
16.34 JUMPS - Call supervisor ('87 extension) ..... 319
16.35 SVERS - Store microprogram version ('87 extension) ..... 320
16.36 SCPUNO - Store CPU number (' 87 extension) ..... 321
16.37 PHYLADR - Get physical address (' 87 extension) ..... 322
17 BINARY CODED DECIMAL INSTRUCTIONS (Option) ..... 323
17.1 Introduction ..... 325
17.2 Packed add ..... 330
17.3 Packed subtract ..... 331
17.4 Packed multiply ..... 332
17.5 Packed compare ..... 333
17.6 Packed shift ..... 334
17.7 Convert ASCII to packed ..... 335
17.8 Convert packed to ASCII ..... 336
17.9 Convert packed to binary word ..... 337
17.10 Convert binary word to packed ..... 338
APPENDIX
A Address codes ..... 339
B Address code table ..... 343
C Symbols and abbreviations ..... 347
D New instructions - 1987 extension ..... 351
E Instruction table ..... 355
F Alphabetical instruction table ..... 373
G Instruction code table ..... 381
H Instruction code cross reference table ..... 393
I Setting of status bits ..... 401
Index ..... 1
-

## 1 INTRODUCTION

### 1.1 CPU Architecture and CPU Implementation

By introducing the ND-5000 systems, Norsk Data also introduces the ND5000 CPU. This is the third generation of implementations of the ND500 CPU architecture.

The CPU software architecture is still named ND-500, while the new systems, with the ND-5000 CPU implementation, are named the ND-5000 series computer systems. The concepts software architecture and implementation are outlined in table 1 .

| CPU- | Name | Systems |
| :---: | :---: | :---: |
|  | ND-500 | A11 |
| physical <br> implementation | ND-500/1 | ND-520/540/560 |
|  | ND-500/2 | $\begin{gathered} \text { ND-510/530/550/ } \\ 560 / 570 / 580 \end{gathered}$ |
|  | ND-5000 | ND-5X00 |

Table 1. CPU Architecture and CPU Implementation

The ND-5000 CPU runs the same instruction set, uses the same register set and the same addressing modes as the ND-500/1 and the ND-500/2 CPUs.

### 1.2 System configuration

The ND-5000 central processing unit is part of the ND-5000 computer system. This system is a combination of an I/O processor, an ND-5000 CPU and a shared memory, see figure 1. Until now the I/O processor has been an ND-100, but when the DOMINO I/O system is introduced, other types of $I / O$ processors will be possible.

THE I/O PROCESSOR:

- Supervises the CPU
- Runs the $I / 0$ system, file system, operating system and job scheduling
- Runs local I/O-processor jobs

THE ND-500 type CPU:

- 32-bit logical address
- Addressing system implemented twice by the memory management system to allow user programs of 4 gigabytes of instructions and 4 gigabytes of data
- CPU shared by many user programs through efficient use of the memory management system
- Operations on data units ranging from 1 to 64 bits
- Byte-oriented instructions designed for efficient execution of high-level language programs
- Cache memory employing a forward fetch mechanism for main memory access
- Main memory access up to 16 bytes wide, eliminating the memory bandwidth bottleneck
- Two independent but identical cache systems, one for instructions and one for data
- The majority of machine level instructions requiring only one basic cycle
- Asynchronous floating point arithmetic for increased instruction execution speed
- Instruction and data pipelining techniques employed to optimize execution speeds
- Specialized high-speed hardware for 32/64-bit floating point multiplication and division
- Optional BCD hardware for operations on packed binary-coded decimal numbers.

MEMORY:

- Multi Function Bus main memory with direct access for the ND-5000 CPU, the I/O processor CPU and DMA transfer devices
- Physical main memory up to 32 Mbytes
- Virtual memory management system
- Memory fully or partially shared between the I/O processor and ND-500 type CPU.

| Shared memory | I/O | ND-5000 |
| :--- | :--- | :--- |
|  | proces- |  |
| sor |  |  |
| private | private |  |
| memory | memory |  |
|  |  |  |
|  |  |  |$\quad$| C | S | A |
| :---: | :---: | :---: |
| O | T | D |
| N | A | D |
| T | T | R |
| R | U | E |
| O | S | S |
| L |  | S |
| mailbox |  |  |



Figure 1. The ND-5000 computer system

### 1.3 Communication between the $1 / 0$ Processor and the CPUS

A11 or part of the memory can be shared between the CPU, the I/O processor and associated I/O devices. This allows for easy access and control by all components of the system.

The communication between the I/O processor and the CPU is set up as a mailbox and DMA transfer system. The mailbox contains 3 registers:

- Control register: For the I/O processor to give the CPU a command
- Status register: For the CPU to give the I/O processor status
- Address register: A pointer to where in the I/O-processor memory a chain of message buffers will be found. Message buffers may contain commands or data from the I/O processor to the CPU or may be used by the CPU for storing extended status information

Some examples of commands to the CPU are context switch, reset, wait or data transfer.

The status information returned to the $I / O$ processor reports that a job is finished, the reason for the CPU termination and the type of possible CPU malfunctions.

The CPU microprogram initiates and controls the DMA access channel to the I/O-processor memory. The communication channel is also used extensively for diagnostic and test program information. The I/0processor is used as a diagnostic vehicle for the CPU.

### 1.4 Domains, segments and processes

The memory in an ND-500 type system is logically structured into DOMAINS. A domain has one 32-bit address area ( 4 gigabytes) for executable code (the program domain) and another one for data (the data domain).

Each domain is divided into SEGMENTS, with up to 32 per domain. A segment can be up to 128 Mbytes, which is equivalent to 27 address bits. The smallest unit for access protection (write and parameter access protection) is a segment. An instruction segment may access any data segment in the domain.

Two (or more) domains may have segments in common in order to share code or data.

A sequence of operations requiring no parallel execution is called a PROCESS. A process is carried out sequentially in the CPU, but several processes started at different times may, in effect, run concurrently. The processes, however, are "time-sliced".

A process may refer to up to 256 domains of data and instructions. These are connected in a tree stucture called a domain tree, specified by the process description kept by the memory management system. The links between the domains are determined at the creation of each domain. The domain closest above (that is, closer to the root) a domain $D$ is the mother of $D$, and $D$ is the child. $D$ may itself be the mother of other child domains.

Control can be switched from one domain to another by calling a routine in the other domain, or by causing an error situation (trap condition) not taken care of by a routine in the current domain. A routine may access data in the domain from which it was called through an address prefix (ALT).

Within a domain, routines are called directly by address. Routines in other domains are called through their routine number, not by address.

Communication between processes is possible through monitor calls or through a shared data segment.
$\bullet$

0

## 2 THE REGISTER BLOCK

The ND-500 type CPU has four registers for program and data addressing. These are the program counter $P$, the L (link) register containing the subroutine return address, the local variable base register $B$, and the record base register $R$.

The four 32-bit general registers, I1, I2, I3, and I4, may be used as integer accumulators or as index registers. They are used for both word and partial word operations (halfword, byte, bit and bit field).

The A1, A2, A3, and A4 registers are 32-bit floating-point accumulators used for real number arithmetic. Each floating point accumulator may be extended with a 32-bit Extension register (E1, E2, E3 and E4), making four 64-bit floating point accumulators for double precision arithmetic.

The ND-5000 also has several special purpose registers:

| ST | Status register |
| :--- | :--- |
| OTE | Own trap enable register |
| CTE | Child trap enable register |
| MTE | Mother trap enable register |
| TEMM | Trap enable modification mask |

Table 2. 64-bit Special Purpose Registers

```
TOS Top of stack register
LL Low limit trap register
HL High limit trap register
THA Trap handler address register
```

Table 3. 32-bit Special Purpose Registers

The ST, OTE, CTE, MTE and TEMM registers are treated as two 32-bit registers when referenced in instructions. The least significant parts (bits 0:31) are called ST1, OTE1, CTE1, MTE1 and TEMM1. The most significant parts (bits 32:63) are called ST2, OTE2, CTE2, MTE2 and TEMM2.

The memory management system utilizes a number of registers accessible only to the microprogram. These include:

| CED | Current executing domain register |
| :--- | :--- |
| CAD | Current alternative domain register |
| PS | Process segment register |
| PSTP | Physical segment table pointer |

Table 4. Memory Management Utilized Registers

Each process in the system has its own copy of the CED, CAD and PS registers. PSTP is one global register for the whole system.

The context block is made up from these registers except from PSTP. In addition, it contains scratch registers named 'mic'. These are registers accessable from microprogram only, for use in macroinstructions that may be interupted while operating on more data than are handled by the general registers.

The registers are numbered according to the table below. Note that 64bit registers are given consecutive numbers.

| arg1 | Trapping $P$ | arg17 : E4 | arg33 : CTE1 |
| :---: | :---: | :---: | :---: |
| 2 | P | 18 : ST1 | 34 : CTE2 |
| 3 | L | 19 : ST2 | 35 : MTE1 |
| 4 | B | 20 : PS | 36 : MTE2 |
| 5 | R | 21 : TOS | 37 : TEMM1 |
| 6 | I1 | 22 : LL | 38 : TEMM2 |
| 7 | I2 | 23 : HL | 39 : mic |
| 8 | I3 | 24 : THA | 40 : mic |
| 9 | 14 | 25 : CED | 41-50: copy of |
| 10 | A1 | 26 : CAD | program |
| 11 | A2 | 27 : mic | memory |
| 12 | A3 | 28 : mic |  |
| 13 | A4 | 29 : mic |  |
| 14 | E1 | 30 : mic |  |
| 15 | E2 | 31 : OTE1 |  |
| 16 | E3 | 32 : OTE2 |  |

Table 5. Register Numbers

| $P$ |
| :---: |
| $L$ |
| $B$ |
| R |
| TOS |
| LL |
| HL |
| THA |
| I1 |
| I2 |
| I3 |
| I4 |
|  |

63

| A1 | E1 |
| :---: | :---: |
| A2 | E2 |
| A3 | E3 |
| A4 | E4 |


| ST1 | ST2 |
| :---: | :---: |
| OTE1 | OTE2 |
| MTE1 | MTE2 |
| CTE1 | CTE2 |
| TEMM1 | TEMM2 |

Program counter
Link (subroutine return address)
local variable Base
Record base
Top Of Stack register
Low Limit trap register
High Limit trap register
Trap Handler Address register

Integer accumulators or Index registers

The In accumulators are named BIn, BYn, Hn and Wn when used for BIt, BYte, Halfword or Word operations ( $n=1,2,3,4$ ).

Floating point accumulators and Extension registers $A=E=32$ bits, $D=A+E=64$ bits

The An accumulators are named Fn when used as single-precision floating point registers. The (An, En) register pair is named $D n$ when used as doubleprecision floating-point registers.

STatus register
Own Trap Enable register
Mother Trap Enable register
Child Trap Enable register
Trap Enable Modification Mask

Figure 2. The Register Block

0

0

0

## 0

0

## 3 STATIC DATA, STACK AND HEAP

When a subroutine is called, space is required to store return information and local variables. This space may be allocated

- in a fixed location in memory, referenced relative to the $B$ register or by absolute address (static allocation)
- on a stack growing from low to high memory, referenced relative to the $B$ register
- in a block released from a freelist. The block may be anywhere in otherwise unused memory, referenced relative to the $B$ register.

Static or dynamic allocation of the local data area of a routine is determined by the kind of entry point instruction, and a program system may contain a mixture of procedures with statically and dynamically allocated data areas.

The initialization of the header of the local data area is in most respects equivalent for static, stack and heap allocation. Usually, the calling procedure need not be concerned with the allocation strategy used.

### 3.1 Static allocation

Data allocated in fixed locations may be addressed by a full 32-bit address referencing any segment within the domain. Statically allocated data are not released during program execution for other use, and local variables in routines keep their values from one call to the next.

Routines with static data areas are entered through an ENTF or ENTFN instruction. Such routines are by definition non-reentrant and cannot be called recursively, but in other respects they behave like other routines. The fixed local data area is initialized as shown in figure 3. The $B$ register is updated to point to the local data area and data references may be addressed relative to the $B$ register, as with stack routines, and may also be addressed directly.

Trap handlers always have a fixed local data area which has a special layout discussed in chapter 6.

### 3.2 Stack allocation

A stack is initialized through the INIT or ENTM instruction, either one can declare the lowest stack address and its maximum extent. When a stack is initialized, the TOS register is loaded with the address of the first free location beyond the stack's maximum extent. TOS serves to prevent the stack from growing too large, and as a pointer to the variables describing the heap. The first free location beyond the current extent of the stack is pointed to by the B.SP location.

A new data block on the stack is allocated by executing an ENTS or ENTSN instruction. On routine entry the data block is automatically initialized as follows:


Figure 3. Local Data Area Layout
If the number of arguments supplied exceeds the maximum allowed by the ENTSN entry point instruction, only the maximum allowed number of argument addresses will be put on the stack and the $N$ location will contain the value of the "maximum number of arguments" operand. (This also applies to the ENTFN instruction.)

The INIT instruction initializes the stack in a similar way, but the PREVB and RETA will be zeroed, so that an attempt to link downwards beyond the lower stack address will cause an Address Zero or Stack Underflow trap.

The ENTM instruction initializes a new stack starting from a specified address, giving the TOS register a new value. If the module called is within the current domain, the old TOS value is saved on the current
top of the old stack, pointed to by B.SP. Initialization of the new stack is the same as for a routine entry; the base address of the previous stack block is saved in PREVB. If the module is in another domain, TOS, PREVB and RETA are stored in the domain information table and restored on return.

The ENTM is typically used for initializing a stack for the routines on a segment, being called from other segments in the same domain or from other domains. Executing the same ENTM instruction twice will overwrite the old initial values, possibly destroying the return address and other information.

Stack space is released through the RET or RETK instructions. The B register is loaded from the PREVB location. On exit from a module (a subroutine entered through ENTM) in the current domain, the TOS register is not updated; this must be done explicitly. After a domain call, TOS is restored from the domain information table.

Stack displacements (relative to the $B$ register) are always nonnegative, the displacement being the number of bytes to add to the $B$ register. The symbols PREVB, RETA, SP, AUX and $N$ are predefined as 0 , $4,8,12$ and 16 respectively.

### 3.3 Heap allocation

When running several routines "concurrently" (see section 1.4), stack allocation of local data areas will cause problems if the routine finishing first is not the one with its data area on top of the stack.

Complex data structures like trees, lists and networks, may grow and shrink dynamically, and elements acquired during the execution of a procedure should not be released upon exit.

For both these uses, data elements may be allocated from a pool of unreserved space called the heap. The heap is described by a set of heap variables pointed to by the TOS register. The heap variables are the MAXL, STAH and ENDH locations and an array of pointers to linked lists of free elements, each block size has its own free list. The first word of an element contains the address of the next element in the list, zero indicating the end of the list. The block size is always a power of two and is indicated by the logarithm to the base two (the "log size") of the number of words.

MAXL, the first location beyond the stack, is pointed to by the TOS register and contains the maximum size of elements to be allocated. The next two locations, STAH and ENDH, are reserved for the lower and upper address limits of the pool respectively. Beyond these two locations is the array of pointers, FLOGO to FLOG〈MAXL〉.

TOS $\rightarrow$\begin{tabular}{|l|}
\hline MAXL <br>
\hline

 

STAH <br>
\hline ENDH <br>
\hline FLOGO <br>
\hline FLOG1 <br>
\hline FLOG2 <br>
\hline FLOG3 <br>
$\vdots$ <br>
$\vdots$ <br>
\hline
\end{tabular}

Max log size of elements allowed
Start of heap
End of heap
Head pointers for freelists of elements of the different log sizes. The freelist pointers have the value 0 if no element of the log size is available.

Figure 4. Layout of heap variables
The heap variables must be initialized by the user program and the user is responsible for building the lists. The STAH and ENDH variables are not used by the heap instructions, but are available for a heap administration routine implemented as a trap handler for the stack overflow trap.

A local area for use by a subroutine may be allocated by executing the ENTB instruction. This contains an indication of the required block size. On routine entry, the address of the allocated block is loaded into the $B$ register, and the block size is stored in the AUX/LOG location. In all other respects the local data area is initialized as for a stack routine.

A data element is allocated by the GETB instruction, which specifies the size of the desired element. The address of the element is loaded into the specified register.

If a block of the requested size is available, it is unlinked from the list. If the list head is zero, indicating that the list is empty, lists representing larger blocks are examined. If a larger block is available, it is split in halves and one half is left in the appropriate freelist. The block may have to be split several times before an element of the requested size can be given to the program. If no larger element is available, or if the requested size is larger than the MAXL value, a stack overflow trap condition occurs.

A routine entered through ENTB may release its local data area by returning through the RETB or RETBK instruction. An element acquired by the GETB may be released by the FREEB instruction.

A released element will be linked to the appropriate freelist according to the size of the element. Elements are not combined; this may be done by the trap handler for the stack overflow trap condition.

The stack overflow trap is used to signal that all lists containing blocks of wanted size or larger are empty.

Be aware that initializing a new stack by INIT or ENTM will change TOS, thus another set of heap variables will be used by the buddy instructions. The new heap variables may be initialized to the values of the old ones or to new values.

If ENTB is used to allocate space for co-routines, care should be exercised if the called routines make further calls to stack routines. When co-routines use a common stack and a second co-routine is activated before the return, the stack areas will overlap because B.SP is the same in both routines. No problems will occur if all routines in the system are entered through ENTB or if the stack routine is certain to terminate before another co-routine is activated. (Standard library routines may be used freely; they will not cause activation of other co-routines.)

No assumptions should be made about initial values of locations of stack or heap elements not explicitly mentioned in this chapter.
$\bullet$
-

## 4 MEMORY MANAGEMENT SYSTEM

### 4.1 Introduction

A process is a sequential computation requiring no parallel execution.
A process may refer to up to 256 domains. Each domain is a full 32-bit address area for program instructions and another one for data. A process may easily access two such data domains, the so-called Current Executing Domain (CED) and the Current Alternative Domain (CAD). Instructions will always be fetched from CED, but data will be taken from CAD when the address code prefix ALT is used. If ALT is omitted, data accesses will be done in CED.

Each domain is divided into 32 logical segments with 27 address bits each. A 27 -bit logical segment address is translated by the memory management system so that it addresses a location in a so-called physical segment. Physical segments contain the data and programs for the CPU. A physical segment is divided into blocks of 2 k bytes called pages, and may have any size from $2^{* *} 11$ to $2^{* *} 27$ bytes in units of $2 k$ bytes ( 1 page). Pages can be moved (swapped) between main memory and secondary storage as the need arises.

All physical segments in the system are described in the Physical Segment Table (PST). The PST always resides in the main memory and it is used by the translation mechanism to find the physical segment. If a physical segment consists of more than one page, an indexing mechanism is used to address the segment. Each physical segment is described by a 16 -bit entry in PST.

By following this scheme each process may use up to $256 * 32$ physical segments of program, and an equal number of physical segments of data. The structure and properties of the domains and segments of a process are kept on a special physical segment generated and maintained by supervising mechanisms. This physical segment is called the Process Segment (PS). There is one PS for each process in the CPU. The size of a PS will depend on the number of domains the process can use.

The PS of a process cannot be accessed directly by the process itself. It is used by supervising mechanisms which may be other processes, other domains or the I/O processor. Each domain used by a process has one entry in the PS.

One part of the process segment is called the domain information table. A domain information table contains 32 pointers for data (the data capability table) and 32 pointers for program (the program capability table), one pointer for each logical segment of the domain. The pointers indicate the PST entry describing the physical segment to be addressed by the logical address. Information on legal access modes for each logical segment is also kept in the domain information table, together with the pointers. One PST pointer with the corresponding legal access mode indicators is called a capability. The domain information table also contains the necessary information for the trap and domain call system.

The PS of a process will be referenced frequently when the process
executes. Since the PS is an ordinary physical segment, it will be addressed through the PST entry that describes it. A pointer to the PST entry describing the PS of the executing process is kept in the PS register and is updated when a new process starts execution. The PS register is part of the process description of a process, together with the contents of the register block and some other information.

This scheme for the translation from logical to physical addressing makes it easy for different domains or processes to share data or programs. Sharing is done by having the capabilities in the different domain information tables point to the same PST entry. By doing this, the same physical segment will be addressed.

If the translation mechanism were to perform all the outlined table lookups on each memory access, the result would be unacceptably slow. A speed-up mechanism is therefore introduced. Whenever an access is completed, the number of the referenced page is stored in a cache-like Translation Speedup Buffer (TSB). The physical page number is stored together with the corresponding logical page number, the domain number and a process identification. The next time an access to the same logical page is done by the same domain, the physical page number is found in TSB without any need to perform other lookups. The index in the TSB is found by using a hashing algorithm that takes into account the logical address including the segment number, the domain number and the process identification.

The detailed description that follows is divided into the Memory Management Architecture and its Physical Implementation. The architecture section involves the transformation from logical to physical segment numbers, and includes descriptions of the capability tables and the process segment. The implementation section covers the mechanisms by which physical segments are placed and accessed in main memory. The present architecture is implemented with a paging mechanism, but no inherent property of the architecture prohibits other implementation strategies.


Figure 5. Logical addressing scheme

### 4.2 Memory management architecture

### 4.2.1 Address domain

An address has 32 bits, i.e. is in the range 0 to (2**32)-1. Instruction fetches and data references refer to different areas of the memory. If the memory request is an instruction fetch, the address value range is called a program domain. If the memory request is a data reference, the address value range is called a data domain.

A logical address domain is divided into 32 segments. The 5 upper bits of an address are the segment number and the 27 lower bits are the address within the segment.

5 bits $\square$
Logical segment no. Segment relative address
Figure 6. Logical Address
If the program or data domain is not explicitly stated, the domain is understood to be both the program domain and its corresponding data domain.

The division of domains into segments makes different protection and cache setup possible for each segment (see figure 9).

The scheme does not, however, forbid accesses to data structures crossing segment borders as long as the access capabilities are the same for both segments.

### 4.2.2 Process

The operations of a computation must be carried out in a certain order to ensure a meaningful result. The simplest possible rule is to execute the operations one at a time in strict sequential order. This type of computation is called a process.

Information about a process is kept in the process description. The term process will hereafter mean a sequential computation described by a process description.

An ND-500 process may have up to 256 different logical domains, each comprising an address space of up to $2^{* *} 32$ bytes of program and $2 * * 32$ bytes of data.

The domains of a process are hiearchically structured in a tree. The closest domain above a domain $D$ is called the mother domain of $D$; $D$ is called the child. In figure 7, D and E are both child domains of B; B is their mother. A is the mother of $B$ and $C$. The hierarchical structure is reflected in the process description.


Figure 7. Hierarchy of Domains
Transfer of control between domains may take place by routine calls (domain calls) or enabled traps. Routine calls may transfer control to any of the domains of the process. The child-to-mother links are followed when a trap occurs in a child domain and no trap handler is defined locally in the child domain.

Parameter transfer between different domains is performed by the alternative address mode. (See section about addressing modes.) When a routine in domain $A$ calls a routine in domain $B$, domain $A$ is set as alternative domain to $B$ and operands accessed via alternative address mode are accessed in domain $A$.

More extensive data exchanges and exchanges between arbitrary domains are done by letting the domains have one or more data segments in common.

### 4.2.3 Process environment

The memory management system needs information about existing processes. This information resides on a physical segment, the Process Segment. This segment is not directly accessible to the process, but is used by microcode routines and by supervising mechanisms, which may be other processes, other domains or the I/O processor. There is one process segment for each process; the number of this segment is held in the Process Segment register (PS). For each domain owned by the process, the process segment contains one domain information table which consists of

- the program capability table
- the data capability table
- domain call information
- trap handling information


### 4.2.3.1 Process registers

| CED | Current Executing Domain |
| :--- | :--- |
| CAD | Current Alternative Domain |
| PS | Process Segment |

## Figure 8. Memory management registers

Some information about a process is used so frequently by the memory management system that it must be kept in hardware registers while the process is executing. The three registers CED, CAD and PS are part of the process description of the running process, i.e. the registers' contents are saved and loaded when the process is changed.

The Current Executing Domain register holds the current domain number of the currently executing process. When a domain call is performed, or when a trap condition is not own but mother enabled, the domain number of the calling domain is stored in the Current Alternative Domain register. CAD is used with the alternative addressing mode.

### 4.2.3.2 Capability tables

Each domain has two capability tables, one for instructions and one for data. Each table has 32 elements, one for each segment in the domain. Each element consists of 16 bits, numbered from 0 to 15 . Such an element is called a capability, and it specifies the physical segment number and its access rights. A program capability has a layout different from a data capability.

In a program capability, bit 15 indicates whether the segment is in the current domain or not. If the bit is zero, the segment is in the
current domain. A segment not in the current domain, called an indirect segment, has bit 14 set if the physical segment resides in another machine, otherwise it is reset. The capability of an indirect segment contains the logical domain and segment numbers of another segment, and the physical segment number is found in the capability of that segment.

In a data capability, bit 15 indicates write permission. If this bit is reset, the segment is a read-only segment. Bit 14 indicates whether routines in other domains may refer to this segment through the ALT prefix. Violation of the protection set by these two bits causes a protect violation trap. Bit 13 is set if the physical segment is shared between different domains or different processes. If a segment is shared, data will always be read from main memory rather than from cache to ensure that different processes are aware of each other's updating of a data item.

Direct program segments and data segments contain the physical segment number in the lower 13 bits.

Program segment capability:
a) Direct segment

b) Indirect segment

| 1 bit | 1 bit | 1 bit | 8 bits | 5 bits |
| :---: | :---: | :---: | :---: | :---: |
| ndirect =1) | other machine | unused | domain | segment |

Data segment capability:


Figure 9. Capability Layout

### 4.2.3.3 Domain information

When performing domain calls and trap handling, some extra table space is needed for each domain. The first part of a domain information is made up of 2 capability tables. The next part has two save areas; one used when performing domain calls, and one used during trap handling. The last part holds the domain characteristics.

All the above constitute one domain information table. This table is followed by an unused area to a total size of 256 bytes.

The "category" column below uses the following abbreviations:
M - set by hardware at domain call
T - set by hardware at trap handling
0 - set by operating system and read by hardware

The domain information table layout is shown on the next page.

|  | Relative address |  | No. of bytes | Cate gory |
| :---: | :---: | :---: | :---: | :---: |
| a. Program capability table |  | OB | 64 | 0 |
| b. Data capability table |  | 100B | 64 | 0 |
| c. Domain call information |  |  |  |  |
| Calling domain |  | 200B | 1 | M |
| Alternative of calling domain |  | 201B | 1 | M |
| $P$ of calling domain | P | 203B | 4 | M |
| $B$ of calling domain | B | 207B | 4 | M |
| d. Trap handling information |  |  |  |  |
| Trapped domain |  | 213B | 1 | T |
| Alternative of trapped domain |  | 214B | 1 | T |
| Status register save area | ST1 | 216B | 4 | T |
|  | ST2 | 222B | 4 | T |
| Inside trap handler flag |  | 273B | 1 | T |
| e. Domain characteristics |  |  |  |  |
| Own trap enable | OTE1 | 226B | 4 | 0/M |
|  | OTE2 | 232B | 4 | 0/M |
| Child trap enable | CTE1 | 236B | 4 | 0 |
|  | CTE2 | 242B | 4 | 0 |
| Mother trap enable | MTE1 | 246B | 4 | 0 |
|  | MTE2 | 252B | 4 | 0 |
| Trap enable modification mask | TEMM1 | 256B | 4 | 0 |
|  | TEMM2 | 262B | 4 | 0 |
| Trap handler address | THA | 266B | 4 | 0/M |
| Mother domain |  | 272B | 1 | 0 |
| Top of stack register | TOS | 274B | 4 | 0/M |
| Low limit register | LL | 300B | 4 | O/M |
| High limit register | HL | 304B | 4 | 0/M |
| Domain status ( $\mathrm{PiA}=$ bit 0 ) |  | 310B | 1 | 0 |

Table 6. Domain Information Table

### 4.2.4 Logical addressing

A logical address consists of the logical segment number and the segment relative address. The memory management system will transform the logical segment number to a physical segment number. The segment relative address is relative to the start of the physical segment.

The logical segment number is used as an index in the capability table. The addressed element in this table gives the physical segment number.

### 4.2.5 Domain communication

Within the domain hierarchy of the process, program control may change from one domain to another. Data may be accessed in either the called or the calling domain. In this section change of control and communication between different domains are described.

### 4.2.5.1 Alternative domain

The alternative domain is used when accessing and returning parameters from or to a calling domain. The calling domain is set as the alternative to the called domain by loading its number into the CAD register. This is done by hardware at a domain call. Access to operands in the alternative domain is by the alternative address code prefix, ALT(<operand>). When using the ALT address code prefix, only the final data access goes to the alternative domain; indirect addresses and descriptors are taken from the current domain. (See the chapter on operand specifiers and addressing modes for further explanation.)

The calling domain may protect its data from illegal access from other domains by resetting the parameter access bit of its capability. This is done through monitor calls.

### 4.2.5.2 Domain calls and monitor calls

From one domain, a routine on any other domain of the process may be called through the CALL and CALLG instructions. This is only possible if an indirect capability to that domain has been set up. This is indicated by bit 15 being set in the capability of the segment. An indirect capability is set up through monitor calls. An indirect segment resides in another domain than the current one. A call to a routine on such a segment implies a change of domain, and is referred to as a domain call.

Domain calls to supervising domain routines performing specific functions are called monitor calls. Service requests to the operating system are implemented as monitor calls.


Figure 10. Indirect segment
The new domain and segment number are taken from the capability of the calling segment. The $P$ and $B$ registers, domain number and alternative domain number of the calling domain are saved in the domain information table of the called domain. When a subroutine is called, certain initializations of the local data field are made. (See the CALL, CALLG and ENTM instructions.) The return address and old base register field of the local data field of the new routine are filled with zeroes.

The new domain number is loaded into the Current Executing Domain register and the number of the calling domain is loaded into the Current Alternative Domain register.

The lower 27 bits of the routine address are not interpreted as within the segment an address. Instead they are taken as an index in the start address vector at segment address zero on the new segment. The first word is the length of the vector, which is the number of routines on the segment. If the index is less than this word, the indexed element in the vector contains the address of the routine entry point. Otherwise the call is illegal and causes an instruction sequence error trap condition. The routines on the segment are numbered starting from zero.


Figure 11. Program segment layout
On jumps to another domain, a new stack has to be set up in the called domain. Therefore, the subroutine address must be the address of an ENTM instruction. When an ENTM is entered from another domain, B.PREVB and B.RETA will be cleared. Other entry point types will not properly initialize the stack.

When the new domain is entered, TOS is not saved on top of the old stack. The TOS, THA, LL and HL registers will be saved in the old domain information table and the new contents of these registers are loaded from the new domain information table.

Control reverts to the calling domain when either the return address, the old base register, or both is zero when a return instruction is executed. On return from a domain call, the registers CED, CAD, P and $B$ are loaded from the old domain information table. The registers TOS, THA, LL, HL and TE are loaded from the new domain information table.

Note that return information is not stacked in the domain information table. Calling the same domain twice without return in between, will cause an instruction sequence error trap condition. The memory management system will zeroize the return address and $B$ register value in the domain information table at a domain call return to indicate that a call to the domain may be done. If it is non-zero a domain call is in progress.

A return instruction with 0 in PREVB or RETA will only change domains if there is a domain to return to. If CAD is unequal to CED and nonzero, return is to the domain saved in the domain information table. Otherwise the return will be performed to address 0 in the current domain. This may cause a stack underflow trap condition.

### 4.2.5.3 Trap handling

When a trap condition occurs, the procedure described in chapter 6 on traps will determine if a trap handler routine is to be called, and in that case which domain has a handler for the offending trap. If the trap is handled by a mother domain, the new domain number is loaded into the CED register. The old CED and CAD are saved in the domain information table of the mother domain. CAD is loaded with CED of the trapping domain.

The status register is saved into the domain information table of the trapped domain, and upon return the non-ignorable and fatal bits and bits 0 to 8 are reloaded.

When the system trap handler returns, the new trap enable register contents are taken from the domain information table of the trapped domain.

Trap handler startup and stack initializations take place in the same way as when invoking a local trap handler. See chapter 6 for further explanation. The new trap enable register contents are taken from the domain information table of the mother domain, except that OTE is cleared by hardware at the ENTT instruction and restored when a RETT is executed.

### 4.3 Physical implementation

Physical main memory size may be up to $2 * * 41$ bytes, divided into 2048byte pages. The page size of $2048=2^{* *} 11$ implies $2^{* *} 30$ pages, or a $30-$ bit page number.

The memory management system has a bit map with two bits per physical page, set if the page is or has been written to. If the page has been written to, it must be copied back to mass storage before it is replaced with another one. The table size is $2^{*}\left(2^{* *} 30\right)$ bits, and it is accessible to microcode and privileged processes only.

The memory management system maintains a Physical Segment Table Pointer (PSTP) pointing to the start of the Physical Segment Table. This table contains a 4 -byte entry for each physical segment, giving the page number of a data page or an index page.

If the Physical Segment Table entry is 0 , this means that no mapping exists for the logical address that needs translation. This is a page fault trap condition.


Figure 12. Physical segment table
The access method, directly by physical page number, or indexed once or twice, depends on the size of the segment. Bits 30-31 of an element in the physical segment table hold information about access method.

Direct access restricts the segment size to 2 k bytes. Single indexing allows 512 pages, or 1 megabytes maximum segment size. Larger segments use double indexing, the maximum size of which ( $2^{* *} 31$ bytes) exceeds the maximum segment size.


Figure 13. Physical segment table entry

The two access bits have the following meaning:
0 - direct, physical page number is data page
1 - single indexing, physical page number is the address of an index page
2 - double indexing
3 - unused


Figure 14. Index page table entry

An index page entry has a layout similar to a PST entry. Bit 30 is unused. Bit 31 in an index page table entry is unused except on the last indexing level, that is, when the page number part of the entry specifies a data page, when bit 31 is used for data page write protection. The physical address is calculated from the physical segment number and segment relative address as shown in figure 15.
physical segment number
(in PS register or capability)

```
    1 3 \text { bits}
```

physical segment table

segment relative address (27 bits)

data page

The capability table holds the physical segment numbers of all logical segments in a domain. The capabilities are found on the segment specified by the process segment register (PS) of the process. On this segment, the currently executing domain register (CED) selects a 256 byte domain information table which includes the capability tables. The current logical segment number selects an entry in the capability table. This table entry contains the physical segment number of the referenced segment.


Figure 16. Addressing a program capability

### 4.4 Buffering

Translation from logical to physical address is complicated and requires several memory accesses. To reduce the number of accesses, the most recently used logical page number (the upper 21 address bits), domain number and a part of the process number are saved together with the corresponding physical page number and the permit bits of the corresponding capability. Later references to the same page may then avoid referencing the capability table, the physical segment table and the index pages.

The table used to hold this information is the Translation Speedup Buffer (TSB). The domain and process numbers are also stored. Therefore it is not necessary to clear the buffer when changing domain or process.

When access to memory is performed, the actual process number, domain number and logical page number are compared to the TSB counterparts pointed at by the index. If they are equal, no further table lookup is necessary and the physical page number in the translation speedup buffer is used. If they are not equal, the memory management system will update the TSB once the necessary information has been found.

Further details on the translation speedup buffer are found in the manual ND-5000 Hardware Description (ND-05.020).

0
-

0

0

## 5 CACHE MEMORY SYSTEM

The ND-500 CPU and the ND-5000 CPU have different cache memory implementation. Consult the manuals ND-500/2 Hardware Description (ND05.015) and ND-5000 Hardware Description (ND-05.020) for details.

The speed of the CPU is considerably higher than the speed of primary memory; if several memory accesses are required to complete an instruction, the CPU may be spending most of its time waiting for data to be loaded into registers. To reduce the time spent waiting, the most recently used data are kept in high speed buffer memory, where data are available to the CPU in a fraction of the time required for a main memory access. This buffer is called a cache. For economic reasons the cache is comparatively small, and sophisticated circuitry is employed to determine which data elements should be allotted space in the cache.

When data residing in the cache is updated without updating the corresponding memory location, the cache item is marked 'dirty'. Thus, such items should be dumped when the cache is cleared in order to maintain data consitency.

The effective memory access time as seen from the CPU is a function of several factors: The size and speed of the cache, main memory access time and the average percentage of data accesses where the requested data is available in the cache without further delay ("hit rate").

To prevent instructions and data located at the same cache address from constantly displacing each other when a loop is executed, instructions and data have separate cache systems.
$\bullet$

## 6 THE TRAP SYSTEM

### 6.1 General

It is an advantage to be able to detect special situations arising during program execution, such as attempts to divide numbers by zero in a program performing many arithmetic divisions. Such checks may be made by software, but will require explicit programming. The CPU performs a number of checks automatically on every arithmetic operation, showing errors that would otherwise go unnoticed. Errors caught this way are said to be trapped. Situations leading to a possible trap are called trap conditions. A trap condition may or may not lead to a trap, depending on whether the trap is enabled. The above case is called a divide by zero trap condition.

Other examples of trap conditions are floating point overflow, illegal index and stack overflow.

For most trap conditions, it is possible to choose whether the trap is to be acted upon (i.e. enabled) or not. If a trap is to be acted upon, a trap handler routine will be entered.

Trap conditions are divided into three categories depending on the way they are treated by hardware.

- Ignorable trap conditions
- Non-ignorable trap conditions
- Fatal trap conditions

Ignorable trap conditions do not require any handling; they may be disabled and will have no effect on program execution. Non-ignorable trap conditions require some kind of handling. If the current domain does not have a handler for it, the trap is propagated to the mother domain. After handling, program execution may continue.

Fatal trap conditions make it impossible to continue execution of the process. The CPU will report to the I/O processor, which will take appropriate action depending on the kind of trap.

The CPU status register has one bit for each possible trap condition. When a trap condition occurs, this bit is set. The same bit is reset when a trap handler routine is invoked.

Status bits representing non-ignorable and fatal trap conditions will always yield a zero result (bit reset) if explicitly tested. It is not meaningful to perform a conditional jump on these bits, as the condition is always false.

### 6.2 Trap handler routines

Most traps may be handled by a routine in the CPU. Every domain can have its own routines for the trap conditions allowed by its mother domain. If it does not take care of the trap itself, control may be transferred to the mother domain.

The mother may handle the situation, or hand it over to her mother. At the top of the domain tree is the operating system, and the I/O processor is the "great grandmother" of all domains, ensuring there will always be at least one domain responsible for taking care of a trap propagated from lower levels. For example, a trap condition encountered during the running of a user program may be handled in the user domain, in one of the mother domains between the user domain and the root of the tree, in the operating system domain, or in the $1 / 0$ processor.

After a trap situation has been taken care of, control will normally return to the instruction following that which caused the trap; for some trap conditions, the trapped instruction will be repeated or resumed. Note that the calling sequence prior to the trap situation may be totally unrelated to the mother/child links.

### 6.3 Searching for a trap handler

Three registers in the CPU are used for trap enabling: The Own Trap Enable (OTE), the Mother Trap Enable (MTE) and the Child Trap Enable (CTE) registers. Each domain has its own copy of these registers.

If a bit in OTE is set, the domain has a trap handler routine for the corresponding trap conditions occurring within the domain, and this routine will be called when a trap occurs. If the MTE bit is set, the mother (or grandmother etc.) domain of the trapping domain has a trap handler routine for this trap condition. If the corresponding bit in OTE is reset, this routine will be called.

A bit set in the CTE indicates that this domain has a trap handler routine to be used when the corresponding trap condition occurs in child domains, unless taken care of locally within the child domain.

MTE is not program modifiable. The system sets a bit in a domain's MTE if any of the mother domains in the tree structure have the corresponding bit set in their CTE register.


```
Trap in \(C\) : OTE reset, MTE set=> trap propagated to \(M\)
    in M : CTE reset \(\quad \Rightarrow\) trap propagated further
    in \(G\) : CTE set \(\quad \Rightarrow\) trap handled in \(G\)
```

Figure 17. Trap propagation
The I/O processor will always be the mother of the upper domain. Trap conditions are always enabled in the I/O processor. Non-ignorable trap conditions may be enabled in the CPU and handled by some program in the CPU. If they are not, they will be reported to the I/O processor. Fatal trap conditions are always reported directly to the $I / 0$ processor.

When a domain is created, it is given a Trap Enable Modification Mask (TEMM) from its mother. This mask specifies which bits in OTE the domain is allowed to change by either setting or resetting it. An attempt to change a bit in OTE, that is to reset in TEMM, will be ignored, while a change in an OTE bit that is set in the TEMM will have the desired effect.


Figure 18. Treatment of non-fatal trap conditions

### 6.4 Trap handler data field

The Trap Handler Address register, THA, points to the base of an array in data memory, containing the start addresses of the trap handler routines in program memory. The Nth element of this array must hold the start address of the routine to handle the Nth trap condition. The area after the start address vector is used as a local data field for the invoked trap handler routine. This data field is filled by the ENTT instruction (see section 13.10).


Figure 19. Trap handler start address and local data field

When a trap handler is invoked, trapping $P$ (the address of the instruction that caused the trap condition), the register block, and information about the trap are saved in the local data area of the trap handler.

The $P$ register saved in B.ARG2 holds the address of the instruction to be executed when the trap condition has been taken care of. Trapping $P$ and the saved $P$ register will be equal if the trap is handled before the instruction is executed. The instruction causing the trap will then be re-executed. If the trap is handled after the instruction is executed, the saved $P$ register will point to the next instruction.

The trap handler data area is not re-entrant, due to the fixed location. As long as a trap is being handled, another trap condition should not arise in the same domain. The Own Trap Enable register (OTE) is therefore cleared, forcing propagation to the mother domain of any trap condition occurring during trap handler execution. The OTE register is reloaded from the domain information table on return from the trap handler.

A mother domain which itself is inside a trap handler will not be entered to handle a trap for one of its child domains. A trap in that case not handled locally in the child domain will be propagated to its grandmother.

When a trap handler is invoked, the status register (ST) is saved in the domain information table of the domain where the trap occurred. The layout and use of this table is described in more detail in the Memory Management section. If the trap condition is not handled by a local trap handler routine, an identification of the domain where the trap condition occurred is also saved in this table. Before the trap handler is entered, the status bit causing the trap is cleared.

Status register bits representing ignorable trap conditions may be modified during running of the trap handler routine. Status bits representing non-ignorable and fatal trap conditions may not be modified. Setting a trap bit will cause a new trap immediately on return to the trapped routine. If several trap bits are set, several trap handlers will be called in sequence according to their bit numbers in the status register (highest numbered ones first).

Modification of status bits is done by changing the status word in the saved register block. Upon trap handler return, this status word is "merged" with the saved status word in the domain information table and loaded into the status register. Unmodifiable status bits will contain their original values when the process continues.

If several traps to be handled before or during instruction execution occur together, only the highest numbered one is handled. All other enabled traps that are of the type before and during, are cleared on trap handler return, before the instruction is re-executed. The reexecution may cause these traps again, and they will be handled normally. A trap handled after instruction execution will cause all enabled before traps and all enabled during traps to be cleared when the status register is loaded. Traps not enabled will be not be cleared in either case.

### 6.5 The status register

There are 64 bits in the status register. 40 of these bits are currently defined. The status bits are grouped as follows:

Data status bits
Tracing status bits
Instruction and operand reference status bits
Signalling, synchronization and miscellaneous status bits
System error status bits

### 6.5.1 Data status bits

| Code | Name | Bit no. |
| :--- | :--- | ---: |
|  |  |  |
| Z | zero | 5 |
| C | carry | 6 |
| S | sign | 7 |
| O | overflow | 9 |
| IVO | invalid operation | 11 |
| DZ | divide by zero | 12 |
| FU | floating underflow | 13 |
| FO | floating overflow | 14 |
| BO | BCD overflow | 15 |

The data status bits hold information about the operand or result of the last executed operation on data. The majority of control and special instructions, including conditional jump instructions, leave the data status bits unaffected.

In the description of the instruction set, the effect on the data status bits are listed with every instruction. Bits that are set, reset or left unaffected are mentioned explicitly. All data status bits not mentioned are reset.

The $Z, C$, and $S$ status bits have no corresponding trap conditions. They are only used for conditional jumps. All other data status bits are ignorable trap conditions. If trapping is not enabled, these bits may be tested with conditional jump instructions.

Z : The Zero bit is set if the operand/result of the last instruction was exactly zero. Otherwise it is cleared. Floating underflow is an exception; then the $Z$-bit in all cases, except in the POLY and IXI instructions.
$S$ : The Sign bit of the status register holds the sign bit of the last operand/result.

C : The Carry bit may be set only when performing integer arithmetic; otherwise it is cleared. The $C$ bit is set if a carry out of or borrowing into the most significant bit occurs. The contents of the carry bit are also used by the ADDC, SUBC and INVC instructions.

0 : Integer Overflow may be set only when performing integer arithmetic; otherwise it is cleared. The 0 bit is set if the result of the operation is too large to be represented in the destination or register. It will occur in an integer addition when the sign bits of the two addends are equal, and the sign bit of the result is different from those of the addends. Note that subtraction is an addition of the two's complement of the subtrahend. In multiplication, integer overflow occurs when the destination is not large enough to hold the product. In case of overflow, the $S$ and $Z$ bits are set according to the actual result of the operation, rather than to the theoretical value. The least significant 32 bits of the extended result will be stored in the destination operand.

IVO : InValid Operation. One example of this is executing a square root instruction with a negative argument. It will cause an invalid operation trap condition.

DZ : Divide by Zero trap. A division with zero will leave the largest possible value in the destination with the sign of the dividend, unless the dividend is also zero. Zero divided by zero gives a result of zero.

FU : Floating Underflow will occur if a negative exponent requires more than 9 bits to be represented. A value of zero will be stored in the destination, with the sign of the result as it would appear when calculated in unlimited format. An underflow trap in a long instruction, like POLY, will occur at the completion of instruction execution, even if the underflow occurred at an intermediate step.

FO : Floating Overflow will occur in floating arithmetic if the result of an operation is too large to be represented in the floating point format, i.e. a signed exponent requiring more than 9 bits. The largest possible floating point value will be stored in the destination, with the sign of the result as it would appear when calculated in unlimited format. An overflow trap in a long instruction, like POLY, will occur at the completion of instruction execution, even if the overflow occurred at an intermediate step.
$B O$ : $B C D$ Overflow. The destination field in a packed decimal instruction was not wide enough to hold the result of an operation. (BCD arithmetic is a hardware option.)

### 6.5.2 Tracing status bits

| Code | Name | Bit no. |
| :--- | :--- | :---: |
| SIT | single instruction trap | 17 |
| BT | branch trap | 18 |
| CT | call trap | 19 |
| BPT | breakpoint instruction trap | 20 |

All the tracing status bits are ignorable trap conditions. They are valuable tools for debugging programs and performance evaluation.

SIT : Single Instruction Trap. This trap condition is caused when the execution of an instruction has terminated. With this trap condition, it is possible to step through a program one instruction at a time.

BT : Branch Trap condition occurs when the next instruction to be executed is other than the one immediately following the last executed instruction; e.g. after a GO, JUMPG, RET, LOOP or conditional jump instruction. The trap condition does not occur if the test in the conditional jump is false and no jump is made.

CT : Call Trap condition occurs immediately after execution of a call subroutine instruction.

BPT : BreakPoint instruction Trap condition occurs when a breakpoint instruction (BP) is executed. If BPT is not enabled, a BP instruction will cause an IIC trap condition.

If several enabled trace trap conditions occur, the CPU handles the one with the highest priority first. Trace traps are listed from high to low priority in the following order:

```
Break Point Trap
Call Trap
Branch Trap
Single Instruction Trap
```

The tracing status bits are always reset when execution of the next instruction starts, even if they are not trap enabled. This means these bits are used for trapping purposes only, since they will always yield a zero result if explicitly tested.

### 6.5.3 Instruction and operand reference status bits

| Code | Name | Bit no. |
| :--- | :--- | :---: |
|  |  |  |
| IOV | illegal operand value | 16 |
| ATF | address trap fetch | 21 |
| ATR | address trap read | 22 |
| ATW | address trap write | 23 |
| AZ | address zero access | 24 |
| DR | descriptor range | 25 |
| IX | illegal index | 26 |
|  |  |  |
| STO | stack overflow | 27 |
| STU | stack underflow | 28 |
| XSE | index scaling error | 32 |
| IIC | illegal instruction code | 33 |
| IOS | illegal operand specifier | 34 |
| ISE | instruction sequence error | 35 |
| PV | protect violation | 36 |
| THM | trap handler missing | 37 |
| PGF | page fault | 38 |

These status bits are all trap conditions. Most are ignorable, but XSE, IIC, IOS, ISE and PV are considered so serious that they are defined as non-ignorable. THM and PGF are defined as fatal. All trap conditions result from the decoding and accessing of instructions and operands.

Non-ignorable and fatal trap condition status bits are always zero when tested from a program, consequently they can be used only for trapping purposes. Ignorable trap condition status bits may be used either for trapping purposes or for explicit program testing (conditional jumps).

### 6.5.3.1 Ignorable trap conditions

IOV : Illegal Operand Value. Operand values exceeding the legal range, e.g. in the bit field and call subroutine instructions, may cause an Illegal Operand Value trap condition. This status bit is set/reset in all instructions where a limit is given for the operand values.

On the IOV trap condition the destination field is not changed.
If the IOV trap condition is ignored the instruction will be terminated (act as a NOOP instruction).

The CPU has Low Limit (LL) and High Limit (HL) 32-bit registers for protecting program and data. These two registers are compared to the logical program and data address for each memory reference. If the actual logical address referenced is unsigned greater than the LL register and less than or equal to the HL register, a trap condition occurs whose type is determined by the current memory reference. (Memory reference type may be fetch, read, or write access.)

The memory is accessed in $1,2,3$, or 4 -byte units starting on any byte address. It is the starting address of the access that is checked against LL and HL. Bytes inside the area defined for address trapping by the LL and HL registers will therefore be accessed without causing a trap condition if: 1. the access starts at LL-1 and is 2,3, or 4 bytes long, 2. the access starts at LL-2 and is 3 or 4 bytes long, or 3. the access starts at LL-3 and is 4 bytes long.

These registers are used during program development and debugging for tracing access to a specific location/data block or execution of a routine or instruction sequence. The LL and HL registers are properties of the domain. If a routine call causes transfer to another domain the local LL and HL values will be in effect for the duration of the call.

If enabled, program tracing takes precedence over data tracing; if both ATF and ATR/ATW traps are enabled ATF will be trapped, and ATR/ATW trap conditions are ignored. If ATF is enabled, ATR and ATW bits in the status register are cleared when memory is accessed, even if data accesses are within the guarded area. If ATF is disabled, ATR and ATW bits are set in the status register and may cause a trap if ATR or ATW is enabled.

If LL=HL no traps will occur. If HL<LL access from 0 to HL or greater than LL will be trapped; access to addresses from HL+1 to LL will not be trapped. In a multi-operand instruction, any of the operands may cause a trap. The specified address determines its legality; a multibyte operand value (halfword, word, float, doublefloat or descriptor) may extend into the protected area without being trapped.

The trap conditions are handled after instruction execution; data are loaded or stored before the trap handler is invoked.

ATF : A program reference within the memory area guarded by the LL and HL registers will cause an Address Trap Fetch condition. The ATF status bit is set/reset at the end of each instruction.

ATR : If the current memory reference is a read reference to the data area guarded by the LL and HL registers, an Address Trap Read trap condition will arise. The ATR bit is set/reset at the end of each instruction with data memory reference.

ATW : If the current memory reference is a write reference to the area guarded by the LL and HL registers, it will cause an Address Trap Write trap condition. The ATW bit is set/reset at the end of each instruction with data memory reference. The store is performed.
$A Z$ : An address equal to zero will cause an Address Zero trap condition. INIT will set $B$.PREVB to zero, causing an $A Z$ trap condition if attempts are made to link to a data block below the bottom of the stack. A jump to address zero will also cause an AZ trap condition. The AZ bit is set/reset for each instruction with memory access.

DR : Addressing via a descriptor may cause a Descriptor Range trap condition. This occurs if the contents of the index register is negative or greater than or equal to the maximum number of elements (length) described by the descriptor length word. A Descriptor Range trap condition will also occur if an empty string (length zero) is used in a string or BCD (packed decimal) instruction.

The DR bit is set/reset at the end of all string instructions or instructions with descriptor addressing (see section 8.15) with memory access. The index register is incremented even if a trap condition occurs.

IX : The LIND and CIND instructions allow loading and calculating an array index and check that it does not exceed the array dimensions. If it does, it causes an Illegal indeX trap condition. The IX bit is set/reset by the LIND and CIND instructions.

STO : When the contents of a new stack pointer (B.SP) in a stack subroutine call are greater than or equal to the contents of the TOS (top of stack register), a STack Overflow trap condition occurs. Stack overflow may also occur on execution of the GETB or ENTB instructions if there are no free data blocks of the requested size or larger. INIT and ENTM cause stack overflow if main program stack demand is greater than system stack demand. The STO status bit is set/reset for each ENTS, ENTSN, ENTB, INIT, ENTM and GETB instruction.

STU : Performing a subroutine return instruction with RETA, PREVB or both equal to zero leads to a STack Underflow trap condition if there is no alternative domain (CAD zero or equal to CED) This status bit is set/reset at each return from a stack subroutine. This trap condition is also used to return control to the operating system when a program terminates (unless it is taken care of locally within the domain where the trap occurred).

### 6.5.3.2 Non-ignorable trap conditions

XSE : Index Scaling Error. The index exceeds 32 bits after post-index scaling.

IIC : Illegal Instruction Code. Undefined code, privileged instruction with the PIA status bit reset or execution of a BP instruction with the BPT trap disabled.

IOS : Illegal Operand Specifier. Constant operands as destination, ALT prefix on routine argument, type conflict between instruction and operands or non-constant number of arguments to call and polynomial instructions. Also, some special instructions (TSET, RDUS) does not allow register or constant operands.

ISE : Instruction Sequence Error. Illegal subroutine entry point, illegal domain call nesting or execution of an entry point instruction without comming directly from a subroutine call instruction.

PV : Protect Violation. This trap occurs when the segment access code in the capability table (see section 4.2.3) is violated.

### 6.5.3.3 Fatal trap conditions

THM : Trap Handler Missing. The location pointed to by the trap handler vector does not contain an ENTT instruction, or the ENTT operands contain values causing non-ignorable traps.

PGF : PaGe Fault. This trap may be caused by all instructions, and is a signal to the $I / O$ processor that another page has to be swapped in from backing storage. If a page fault arises with the process switch disabled, it will cause a disable process switch error trap. Page fault is also caused if a memory management table lookup gives zero as result.

### 6.5.4 Signalling, synchronization and miscellaneous status bits

| Code | Name | Bit no. |
| :--- | :--- | ---: |
|  |  |  |
| K | flag | 8 |
| PRT | programmed trap | 29 |
| PIA | privileged instructions allowed | 1 |
| PD | part done | 2 |
| IR | instruction reference | 3 |
| PSD | process switch disabled | 4 |
| DT | disable process switch timeout | 30 |
| DE | disable process switch error | 31 |

K : Flag. The flag bit is used for signalling purposes. There are special instructions for setting, resetting and testing this condition. The K flag is also used by instructions using descriptor addressing (see section 8.15) to indicate that the last element in the array is accessed, in the LIND and CIND instructions an illegal index, to indicate and in string instructions to indicate termination conditions. CIND, LIND and string instructions will always leave a status in K regardless of its previous value, while descriptor addressing may set but never clear the K flag.

PRT : PRogrammed Trap. A process in the CPU may interrupt another process by setting the second process' programmed trap status bit, which acts as a trap condition for this purpose. If the PRT trap is enabled, the trapped process will immediately be interrupted and its trap handler invoked. If the process is not in the active state, as soon as it becomes active the trap will occur. If the process switch is disabled in the machine where the trapped process resides, the trap will occur as soon as the process switch is enabled.

The PRT bit is set through monitor calls. A process may trap itself by setting the PRT bit in the status register.

PIA : Privileged Instructions Allowed. Privileged instructions can only be executed when this bit is set; other attempts to execute privileged instructions will cause an illegal instruction code trap condition. This bit may not be changed by instructions. It is defined in the domain information table.

PD : Part Done. This bit is used by the microprogram in long interruptable instructions to indicate if the instruction is to be restarted, e.g. after page fault in string instructions.

IR : Instruction Reference. This is used by the paging system microprogram to indicate if there was a page fault on an instruction or on a data reference.

The CPU has protection against bad synchronization procedures. Synchronization procedures can execute with the process switch disable status bit set. If this bit is set for more than 256 microcycles (including the 2 spent in the SOLO instruction), a process switch timeout trap condition occurs. Most simple instructions, like load, store, and simple arithmetic, execute in one microcycle per operand specifier. When executing with the process switch disable set, nonignorable traps (such as page fault) that require process switching must not occur. If they do occur, they cause a disable process switch error trap condition.

Ignorable trap conditions are ignored in SOLO-TUTTI sequences regardless of enabling of these traps.

PSD : Process Switch Disabled. The process switch disable bit is only modifiable by the SOLO and TUTTI instructions.

DT : Disable process switch Timeout. Timeout occurs if the process switch has been diabled for more than 256 microcycles.

DE : Disable process switch Error. Occurs if a non-ignorable process switch (such as Page Fault) occurs while the process switch is disabled.

### 6.5.5 System error status bits

| Code | Name | Bit no. |
| :--- | :--- | :---: |
| PWF | power failure | 39 |

The system error status bits are all fatal CPU traps. On detection, they are reported directly to the $1 / 0$ processor.

PWF : Power failure.

### 6.5.6 Addressing traps

In the instruction descriptions, the term addressing traps is used as a common name for all traps that may occur during operand fetching or instruction addressing. Most instructions may cause these traps, which include:

Address Trap Fetch Descriptor Range trap
Address Trap Read Illegal indeX
Address Trap Write IndeX Scaling Error
Address Zero trap Illegal Operand Specifier
Protect Violation

### 6.5.7 Status bits survey

The first column indicates the trap type using the following abbreviations:

- S - status bit, no corresponding trap condition
- I - ignorable trap
- $N$ - non ignorable trap, i.e., the sequential execution of the program is interrupted and control is passed to a trap handler
- F - fatal CPU error, i.e., another processor in the system must solve the trap condition

A special case exsists for the 'trap handler missing' trap. This trap is nonignorable if a trap handler for this exception exists somewhere in the hierarchy of domains running in this processor. The condition is fatal if no such handler exists.

The second column indicates whether the status bit is modifiable by software.

The third column indicates whether the trap is handled before, during, or after the current executing instruction:

Before : The instruction has not stored any results before the trap occurs. If the execution of the program may be resumed after handling the trap, the instruction will have to be executed once more. The $P$ register and the Trapping $P$ location in the trap handler local data area are of equal value.

During : This is the same as "Before" except for some instructions partially executed before the trap occurs and which may continue after being restarted. (String, block move and fill, call, enter, and return instructions) Instructions with one destination operand will not have stored a result, but destinations in multiple destination operand instructions have unpredictable values. If the instruction is to be restarted, the trap handler should not modify the saved register block.

After : The instruction causing the trap is completed and results stored before the trap occurs. If the execution of the program is resumed after the trap the next instruction is executed. The $P$ register contains the address of the next instruction; the Trapping $P$ location in the trap handler local data area contains the address of the instruction causing the trap.

| Trap handled before(B), during(D), or after(A) Modifiable(M) Trap type] |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit no. | Name | Code |  |  |  |
| 0 | not used |  |  |  |  |
| 1 | privileged instruction allowed | PIA | S |  |  |
| 2 | part done | PD | S |  |  |
| 3 | instruction reference | IR | S |  |  |
| 4 | process switch disable | PSD | S |  |  |
| 5 | zero | Z | S | M |  |
| 6 | carry | C | S | M |  |
| 7 | sign | S | S | M |  |
| 8 | flag | K | S | M |  |
| 9 | overflow | 0 | I | M | A |
| 10 | not used |  |  |  |  |
| 11 | invalid operation | IVO | I | M | A |
| 12 | divide by zero | DZ | I | M | A |
| 13 | floating underflow | FU | I | M | A |
| 14 | floating overflow | FO | I | M | A |
| 15 | BCD overflow | B0 | I | M | A |
| 16 | illegal operand value | IOV | I | M | A |
| 17 | single instruction trap | SIT | I | M | A |
| 18 | branch trap | BT | I | M | A |
| 19 | call trap | CT | I | M | A |
| 20 | breakpoint instruction trap | BPT | I | M | B |
| 21 | address trap fetch | ATF | I | M | A |
| 22 | address trap read | ATR | I | M | A |
| 23 | address trap write | ATW | I | M | A |
| 24 | address zero access | AZ | I | M | A |
| 25 | descriptor range | DR | I | M | D |
| 26 | illegal index | IX | I | M | A |
| 27 | stack overflow | STO | I | M | D |
| 28 | stack underflow | STU | I | M | D |
| 29 | programmed trap | PRT | I | M | B |
| 30 | disable process switch timeout | DT | N |  | A |
| 31 | disable process switch error | DE | N |  | A |
| 32 | index scaling error | XSE | N |  | D |
| 33 | illegal instruction code | IIC | N |  | D |
| 34 | illegal operand specifier | IOS | N |  | D |
| 35 | instruction sequence error | ISE | N |  | D |
| 36 | protect violation | PV | N |  | D |
| 37 | trap handler missing | THM | F |  | B |
| 38 | page fault | PGF | F |  | D |
| 39 | power fail | PWF | F |  | A |

0
-

0

## 7 DATA TYPES

### 7.1 Introduction

Programs and data are always stored in separate logical address spaces, referred to as the program memory and the data memory. Instructions are always stored in the program memory and operands usually in the data memory. Because the program memory functions as a read-only memory during program execution, instructions are protected from alteration.

Most instructions perform operations on operands. There are three categories of operands:

- Register operands
- Variable operands residing in data memory
- Constants residing in program memory, as a part of the instruction using them


### 7.2 Data types

The ND-500 instruction set handles several basic data types: Bit, byte, halfword, word, float, doublefloat and packed decimal (BCD), abbreviated as $\mathrm{BI}, \mathrm{BY}, \mathrm{H}, \mathrm{W}, \mathrm{F}, \mathrm{D}$ and P respectively. (Packed decimal is a hardware option.) Operations may also be performed on bit fields of varying lengths. In addition there are instructions allowing operations on arrays of $\mathrm{BI}, \mathrm{BY}, \mathrm{H}, \mathrm{W}, \mathrm{F}$ and D data. A large number of string instructions allow easy manipulation of character strings (byte arrays).

### 7.2.1 Bit

As the ND-500 is byte addressable, a bit is specified by its byte address. The specified bit is the rightmost bit (bit 0, the least significant bit) in the addressed byte. By post-indexing or special instructions, it is possible to address bits other than bit zero.

An operand of type bit is a single bit, which is always treated as unsigned. The GETBF (get bit field) and PUTBF (put bit field) instructions operate on variable length (1 to 32 bits) bit fields. Note that these instructions treat the bit fields as signed quantities, even if they are only one bit long.

### 7.2.2 Byte

```
7 0
```

A byte is 8 contiguous bits starting at any byte boundary. The bits are numbered from the right, 0 to 7 . Bit 0 is the least significant. A byte may be interpreted either as a signed or as an unsigned integer. Signed byte values are in the range -128 to +127 , represented in two's complement form. Unsigned byte values are in the range 0 to 255. Unsigned values may be interpreted as characters in any 8 bit (or less) character set, and instructions are available to set, check or clear the parity bit (bit 7) of a byte.

### 7.2.3 Halfword



A halfword is 2 contiguous bytes, 16 bits, starting at any byte boundary. The bits are numbered from the right, 0 to 15 . Bit 0 is the least significant. Like a byte, a halfword may be interpreted either as a signed or unsigned integer, in the range

$$
-32768\left(-\left(2^{* *} 15\right)\right) \text { to }+32767\left(\left(2^{* *} 15\right)-1\right) \text { in two's complement form, or }
$$

0 to 65535 ((2**16)-1) respectively.

### 7.2.4 Word

## 31

0

A word is 32 bits, or 4 contiguous bytes, starting at any byte boundary. It may be used as an unsigned integer in the range

0 to $4294967295\left(\left(2^{* * 32)-1), ~}\right.\right.$ or as a two's complement integer in the range

$$
-2147483648\left(-\left(2^{* *} 31\right)\right) \text { to }+2147483647\left(\left(2^{* *} 31\right)-1\right)
$$

### 7.2.5 Single precision floating point

| 31 | 30 | 22 | 21 | 0 |
| :--- | :--- | :--- | :--- | :--- |

sign : exponent : mantissa

A single-precision floating point number is represented by a mantissa of $22+1$ bits, a binary exponent of 9 bits with a bias of 256 and a sign bit. The range is $+/-8.6^{*}\left(10^{* *}(-78)\right)$ to $+/-5.8^{*}\left(10^{* *} 76\right)$ and exactly 0 , with an accuracy of approximately 7 decimal digits. An operand with exponent $=0$ is treated as exactly zero, with no respect to the sign nor the mantissa. Minus zero (all but bit 31 zero) will only be returned from an operation generating floating underflow.

The smallest $\Delta \mathrm{X}$ to be added to 1.0 is $1.192093180 * 10^{* *}-6$.

### 7.2.6 Double precision floating point

| 63 | 62 | 54 | 53 | 0 |
| :--- | :--- | :--- | :--- | :--- |

sign : exponent : mantissa
A double-precision floating point number is represented by a mantissa of $54+1$ bits, a binary exponent of 9 bits with a bias of 256 and a sign bit. The range is $+/-8.6^{*}\left(10^{* *}(-78)\right)$ to $+/-5.8^{*}\left(10^{* *} 76\right)$ and exactly 0 , with an accuracy of approximately 16 digits. An operand with exponent $=0$ is treated as exactly zero, with no respect to the sign nor the mantissa. Minus zero (all but bit 63 zero) will only be returned from an operation generating floating underflow.

The smallest $\Delta \mathrm{X}$ to be added to 1.0 is $2.775557562^{*} 10^{* *}-17$.
Floating point numbers are always normalized, - i.e. the most significant bit in the mantissa is always one. It is therefore unneccessary to represent this bit explicitly. For single and double floating point numbers there is always one hidden bit in the mantissa, called the implicit bit. This is always assumed to be one, unless all bits in the exponent are zero. It is used in the arithmetic and removed from the result, thereby giving one more bit of precision. This is the reason why the length of the mantissa is expressed in terms of " +1 ".

The value of a floating point number is

where $S$ is the sign, with the value -1 if the sign bit is set and 1 if the sign bit is reset. e is the value of the 9-bit exponent (taken as an unsigned number) minus 256. Thus the range of e is $-255<=e<=$ 255. $M$ is the mantissa interpreted as a binary fraction with the decimal point to the left of the implicit bit, giving a range of $m$ of 0.5 < M く 1 .

Examples:

$$
1 \text { (implicit bit) }
$$

v

```
-1.0 = 1 100000001 0000000000000000000000 = -1*2** (257-256)*0.5
12.75 = 0 100000010 1001100000000000000000 = 1*2**(260-256)*0.796875
0.5 = 0 100000001 0000000000000000000000 = 1*2** (257-256)*0.5
0.375 = 0 0111111111 1000000000000000000000 = 1*2**(255-256)*0.75
-5.0=1 1000000110100000000000000000000 = -1*2** (259-256)*0.625
0.0 = 0 000000000 0000000000000000000000 (special case)
```


### 7.2.7 Floating point rounding

After a floating point operation, the result is normalized and the full mantissa is checked for rounding. Rounding up is done by adding one to the least significant bit of the mantissa. Rounding down is done by ignoring bits beyond the least significant bit. The bits affecting the rounding are labelled as follows:

L - least significant bit of that part of the full mantissa which goes into a float or double float mantissa
G - the bit immediately to the right of L
St - the result of an OR operation of all bits to the right of $G$

if $\mathrm{G}=1$ and ( $\mathrm{St}=1$ or $\mathrm{L}=1$ ) then
add one to the least significant bit of mantissa
endif
Figure 20. Floating point rounding
The effective result is equivalent to rounding up when the last decimal digit is larger than 5, rounding down if it is less than 5. If the last decimal digit is equal to 5 , the rounding up or down is determined by the L bit, causing round off errors to take both positive and negative values in order to partially self-compensate in long computations.

### 7.2.8 Descriptor

A descriptor is used for addressing arrays and strings (byte arrays) through the DESC prefix. The descriptor consists of 8 bytes, the first four containing the length of the array, the last four containing the address of element number zero.

| bytes 0 to 3 | Number of elements (N) |
| :--- | :--- |
|  | Ades 4 to 7 |
|  | Address of element $0(A)$ |

Figure 21. A descriptor

The hardware will compare the first half of the descriptor against the value of the index register used. Illegal indexing will be trapped as a Descriptor Range error ( DR ) . Indexing is assumed to range from zero upwards; thus index values below zero, or larger or equal to the number of elements, are illegal.

### 7.3 Data formats in main memory

Data are stored in memory in various ways depending on their type. The basic unit in the ND-500 memory is a byte. In data types which consist of more than one byte, the bytes are numbered left to right. The bits in a single element of a data type are numbered right to left. The leftmost bit is the most significant bit.

Note that post-indexing always counts the elements from the left, even if the data type is bit.

| byte0 | byte1 | byte2 | byte3 |
| :--- | :--- | :--- | :--- |

When addressing with byte, halfword, or word displacement part, the calculated address is the address of the leftmost (lowest numbered or most significant) byte. Addressing with short address codes is either $B$ or $R$ relative and has word as the displacement unit. The memory must then be looked on as if the basic unit is a word, and the data object must be located on a word boundary. The calculated address is the leftmost byte of the word. When addressing with short word displacement, the byte displacement is $4^{*}$ word displacement. (This is taken care of by the assembler and will be of little concern to the programmer.)

An array is addressed by its zeroth element, a multi-dimensional array by the element having all indexes zero. This may be a "virtual" element, in case the range of valid index values does not include zero, or the array may actually start at a lower address if negative indexes are allowed.

Most multi-operand instructions require operands to be of the same type. The operands will be addressed as such, which may cause unexpected results. If, for example, a byte is addressed as a word, the intended byte and the following three bytes in memory will be used as if they were a word sized data item.

BIT: The rightmost bit of a byte, specified by the byte address.

BYTE: $\quad 8$ contiguous bits, starting at any byte boundary.
HALFWORD: 16 contiguous bits ( 2 bytes), starting at any byte boundary and addressed by the leftmost byte.

WORD: $\quad 32$ contiguous bits ( 4 bytes), starting at any byte boundary and addressed by the leftmost byte.

FLOAT: $\quad 32$ contiguous bits ( 4 bytes), starting at any byte boundary and addressed by the leftmost byte.

DOUBLE FLOAT: 64 contiguous bits ( 8 bytes), starting at any byte boundary and addressed by the leftmost byte.

DESCRIPTOR: 64 contiguous bits ( 8 bytes), starting at any byte boundary and addressed by the leftmost byte.

Figure 22. Data formats in main memory

### 7.4 Data in registers

Data may be loaded to the registers in the ND-500 CPU register block. Integer data types, i.e. $B I, B Y, H$ and $W$ data, may be loaded to the four Integer registers ( $\mathrm{In}, \mathrm{n}=1,2,3,4$ ). Floating point data types, i.e. $F$ and $D$ data, may be loaded to the four floating point Accumulators (An, $n=1,2,3,4$ ). The floating point accumulators may be extended with the Extension registers (En, $n=1,2,3,4$ ) for doubleprecision floating point data. Data is loaded to the registers as shown in the figure below.

The In accumulators are named BIn, BYn, Hn and Wn when used for BIt, BYte, Halfword, or Word operations. ( $n=1,2,3,4$ )

The An accumulators are named $F n$ when used as single-precision registers. The ( $\mathrm{An}, \mathrm{En}$ ) double registers are named Dn when used as double-precision floating point registers.

A common name for $\mathrm{BIn}, \mathrm{BYn}, \mathrm{Hn}, \mathrm{Wn}, \mathrm{Fn}$ and Dn is Rn . Rn may be used when referencing a register where the type is determined by the context.

| 31 |
| :---: |
| I1 |
| I2 |
| I3 |
| I4 |

Integer accumulators
or Index registers

| 31 | 031 |
| :---: | :---: |
| A1 | E1 |
| A2 | E2 |
| A3 | E3 |
| A4 | E4 |

Floating point accumulators
and Extension registers
$A=E=32$ bits $D=64$ bits

Figure 23. Arithmetic registers




Figure 24. Data in registers
When using the integer registers for BIt, BYte and Halfword, the unused upper part of the register is always zero-filled rather than sign-extended when data is loaded to the register.

When single float data are loaded to one of the Fn registers, i.e. An, the corresponding En register remains unchanged.
-

0

0

## 8 OPERAND SPECIFIERS AND ADDRESSING

### 8.1 Introduction

An instruction consists of an instruction code and zero or more operand specifiers. The general instruction format is shown in the figure below:

| Instruction <br> Code | Operand <br> Specifier | Operand <br> Specifier | Operand <br> Specifier | $\cdots$ |
| :--- | :--- | :--- | :--- | :--- | :--- | $\mathbf{-}^{-}$

1 or 2 bytes Zero or more operand specifiers, each 1 to 9 bytes
Figure 25. Instruction format

The instruction code specifies the operation to be performed and the operand data types. The operand specifier names the data to be worked on. This chapter describes the different formats of the operand specifier. The next chapter gives details of the instruction code.

In many ND-500 instructions one of the general registers or one of the floating-point registers is used as the argument or result. The two lower bits of the instruction code then specify the register number, which is a floating-point or double-precision floating-point register (Fn or Dn) when the data type is floating or double floating, and a general register ( Rn ) when the data type is integer.

### 8.2 General and direct operands

An operand specifier designates the data for an instruction to work on. If an instruction requires several operands, a corresponding number of operand specifiers follow the instruction code.

| prefix(es) | address code | data part |
| :--- | :--- | :--- |

Figure 26. Operand specifier format

The length of an operand specifier may be one to nine bytes.
Operand specifiers are divided into general operand specifiers and direct operand specifiers. The interpretation of a general operand is determined by an address code, data part and optional prefix(es). The interpretation of a direct operand depends on the instruction; the operand may only have a data part, no prefix or address code.

The instruction determines whether a general or a direct operand should be used. Instructions using direct operands are mentioned in 8.4; all others use general operands. Direct operands are used most places where the operand value has to be a constant of a specific type, and the operand value can be determined unambiguously as the contents of the following bytes.

The notational conventions used in this manual to indicate general and direct operands are explained in Appendix C. Operand names are chosen to give more information about the specific operand in use, e.g.〈source〉.

The following table describes the structure of operand specifiers in relation to general and direct operands. The blank part of the table indicates that there are no prefixes or addressing codes for direct operands and no prefixes for constant and register general operands. All general operands must have an address code.

Operand specifier

|  | prefix | address code | data part |
| :---: | :---: | :---: | :---: |
| General operands: |  |  |  |
| 1) Constant |  | -------- | constant |
| 2) Register |  |  | -------- |  |
| $3)$ Data memory | ---- | -------- | absolute address or displacement |
| Direct operands: |  |  |  |
| 1) Absolute address (program/data memory) |  |  | absolute address |
| 2) Displacement (program relative) |  |  | displacement |
|  | 1 or 2 bytes | 2 bits or 1 byte | 6 bits, 1,2,4 or 8 bytes |

Figure 27. Operand specifier structures

| Instruction code 1 or 2 bytes | Operand specifier $1-9$ bytes |  |  | If multiple operand specifier |
| :---: | :---: | :---: | :---: | :---: |
|  | Prefixes 0-2 bytes | Address code \& data part $1-9$ bytes |  |  |
|  |  | Varies from: |  |  |
|  |  | Address code 2 bits | data part 6 bits |  |
|  |  | to: |  |  |
|  |  | Address code 1 byte | data part 0-8 bytes |  |

Figure 28. Operand Specifier Layout

### 8.2.1 General operands

A general operand consists of the address code, the data part and possibly a prefix.

THE ADDRESS CODE
The address code is either 2 bits or 1 byte long. It indicates both the address mode, of which there are 10 types, and the length of the data part, of which there are 6. Combinations of address modes and data part lengths give 28 different address codes.

The data part length specifiers (in the ND-500 assembler notation), names and sizes are as follows (Note that $: W$ and $: F$ are different assembly notations for the same operand specifier format):

| :S - short | 6 bits |
| :--- | :--- |
| :B - byte | 1 byte |
| :H - halfword | 2 bytes |
| :W - word | 4 bytes |
| :F - floating | 4 bytes |
| :D - double float | 8 bytes |

The table below shows the 10 address modes and the 6 data part length specifiers. Legal combinations are marked with •. Post-index is abbreviated as P.I.

Address mode Data part length specifier No data part
*x,data part length specifier;

1. LOCAL
2. LOCAL P.I.
3. LOCAL INDIRECT
4. LOCAL INDIRECT P.I.
5. RECORD
6. PRE-INDEXED
7. ABSOLUTE
8. ABSOLUTE P.I.
9. CONSTANT
10. REGISTER

Operand specifier prefix:
DESCRIPTOR
:S :B :H :W :F :D

ALTERNATIVE
Figure 29. ND-500 address modes

Most address codes contain '11' in the leftmost two bits. The remaining six bits in the byte then specify the code.

However, in 3 special cases the leftmost two bits are ' 00 ', ' 01 ' or ' 10 '. These are the short address codes ( $: S$ in the table) and the two bits alone indicate both length and mode. The remaining six bits are then taken as the data part, so that the complete operand specifier occupies only one byte.

## THE DATA PART

The last part of the operand specifier, the data part, may be from six bits (for short data parts) to 8 bytes (for double word data parts). The data part contains an address, a displacement or a constant. The register address mode has no data part since the register number is contained in the address code.

Addresses always occupy four bytes. Short, byte and halfword displacements are always treated as unsigned values.

The displacement unit is always bytes, except for short displacements, where the unit is words. The range for short displacement is consequently $0 . .63$ word from the record or base registers, and the addressed data object must be located an integral number of words from the register referred.

Normally the ND-500 assembler will select the optimal displacement size. It is possible, however, to force a particular (larger) size of displacement by following the operand specifier by either :S, : B, : H, :W, :F or :D. (The last two apply to constants only.) In examples shown, a data part length specifier is used only when forcing a nondefault data part length.

## PREFIXES

All address codes except constant and register may include prefixes as the first 1 or 2 bytes. These are used in two special cases where the operand specifier does not point to the operand itself. Such an operand specifier may point to an array descriptor or to an operand on an alternative domain. The prefixes are then followed by the operand specifiers.

The only two prefix combination allowed is when an operand points to an array descriptor referring to an alternative domain, written as ALT(DESC( <operand>) (Rn)). Only the last data access then goes to the alternative domain; the descriptor itself is accessed in the current domain.

### 8.2.2 Post-Index

Post-index is used in the local post-indexed, the local indirect postindexed, absolute post-indexed and the descriptor addressing modes.

Post-indexed addressing means that the index register holds the address of the operand element relative to the start of the addressed structure. The index is signed, and is always a logical index giving the element number in the array regardless of the element size. Accessing the next element in the structure is done by incrementing the index register by one.

Hardware will multiply the logical index with a data type dependent factor, the post-index scaling factor. The result gives the physical index. The post-index scaling factor is the number of bytes used to represent the data type in question. The post-index scaling factor is $1 / 8(\mathrm{BI}), 1$ ( BY ) , $2(\mathrm{H}), 4(\mathrm{~W}), 4(\mathrm{~F}), 8(\mathrm{D})$ and 8 (descriptor). The physical index is added to the base address of the structure in order to get the address of the operand.

## 8．3 Survey of addressing modes

The first column lists the different groups of addressing modes in the assembler notation for displacements and the name of the displacement． The second column lists the algorithm used for determining the effective address（ea）of the operand or the operand itself．The third column lists the address code．（Abbreviations are explained in Appendix C．）

LOCAL
B．〈displ＞： $e a=(B)+d^{*} 4$
short displacement
B．〈displ〉：B
$e a=(B)+d \quad 0 C 1 H$
301B
byte displacement
B．〈displ〉：H
OC2H 302B
halfword displacement
B．〈displ＞：W OC3H 303B
word displacement

LOCAL，POST－INDEXED
B．〈displ〉 ：B（Rn）
byte displacement
B．〈displ〉： H （Rn） $0 \mathrm{D} 8 \mathrm{H}+\mathrm{y} \quad 330 \mathrm{~B}+\mathrm{y}$
halfword displacement
B．〈displ＞：W（Rn） $0 \mathrm{DCH}+\mathrm{y} \quad 334 \mathrm{~B}+\mathrm{y}$
word displacement

LOCAL INDIRECT

| IND（B．〈displ＞：B） byte displacement | $e \mathrm{e}=(\mathrm{C})+\mathrm{d})$ | OC5H | 305B |
| :---: | :---: | :---: | :---: |
| IND（B．〈displ＞：H） halfword displacement |  | 0C6H | 306B |
| IND（B．＜displ＞：W） |  | 0C7H | 307B |

LOCAL INDIRECT，POST－INDEXED
IND（B．＜displ＞：B）（Rn）ea＝（（B）＋d）＋p＊（Rn）OE4H＋y 344B＋y
byte displacement
IND（B．＜displ＞：H）（Rn）OE8H＋y 350B＋y
halfword displacement
IND（B．〈displ＞：W）（Rn）OECH＋y 354B＋y word displacement


DESCRIPTOR
DESC (<descriptor〉) (Rn) ea=A+p*(Rn) OFOH+y 360B+y
if $(\mathrm{Rn})+1 \gg$ descriptor.length then
descriptor range trap condition
endif
if $(\mathrm{Rn})+1 \gg=$ descriptor.length then
1=:status.K
endif
if not descriptor range trap then perform addressing with Rn as post-index if data access then
$(R n)+1=: R n$
endif
endif

ALTERNATIVE
ALT (<operand>) 0C8H 310B
The address (ea) is referenced on the alternative domain. Parameter access is required on the referenced segment in the alternative domain.

### 8.4 Local addressing

| Assembly notation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: |
| B. <displ> | local |  |  |
| B. <displ>:S | local, short displacement | 040H + xx | $100 \mathrm{~B}+\mathrm{xx}$ |
| B. <displ>: ${ }^{\text {a }}$ | local, byte displacement | OC1H | 301B |
| B. <displ>:H | local, halfword displacement | OC2H | 302B |
| B. <displ>:W | local, word displacement | OC3H | 303B |
| $\begin{aligned} & \mathrm{ea}=(\mathrm{B})+\mathrm{d} \\ & \mathrm{ea}=(\mathrm{B})+\mathrm{d}^{*} 4 \end{aligned}$ | ispl> :S) |  |  |

The local addressing mode is addressing relative to the base register B. This register is meant to hold the address of the beginning of the local variables of a routine, hence the name local addressing.

The effective address is calculated by adding the value of the displacement to the contents of the base register.

A short displacement part with a displacement unit of word is legal, in addition to byte, halfword and word displacement parts with the displacement stored in 1,2 , or 4 byte(s) after the address code, displacement unit byte. Displacement values are treated as unsigned.


Figure 30. Local addressing

Example:

$e a=(B)+d=1000 B+400 B=1400 B$

Octal
Hexadecimal

| 01CH | BY1 = : |  |  |
| :---: | :---: | :---: | :---: |
| OC2H | B. 0100 H | B: | 0200H |
| 001H |  |  |  |
| 000H |  |  |  |

### 8.5 Local, post-indexed addressing

| Assembly notation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: |
| B.<displ>(Rn) | local, post-indexed |  |  |
| B.〈displ> : B (Rn) | local, post-indexed, byte displacement | OD4H+y | $324 B+y$ |
| B. $\langle$ displ> : H ( Rn ) | local, post-indexed, halfword displacement | OD8H+y | $330 \mathrm{~B}+\mathrm{y}$ |
| B. $\langle$ displ> : W (Rn) | local, post-indexed, word displacement | ODCH+y | $334 \mathrm{~B}+\mathrm{y}$ |

A local post-indexed address is calculated by adding the displacement, the contents of the $B$ register and the contents of the index register multiplied by the post-index scaling factor. See the section on postindexing.


Figure 31. Local, post-indexed addressing

## Example:


$e a=(B)+d+p^{*}(R n)=10000 B+170 B+400 \mathrm{~B} / 10 \mathrm{~B}=10230 \mathrm{~B}$

Octal
--------------
Hexadecimal

ea $=(\mathrm{B})+\mathrm{d}+\mathrm{p}^{*}(\mathrm{Rn})=01000 \mathrm{H}+078 \mathrm{H}+0100 \mathrm{H} / 08 \mathrm{H}=01098 \mathrm{H}$

### 8.6 Local indirect addressing

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| IND(B.〈displ>) | indirect |  |  |
| IND (B.<displ>:B) | indirect, byte displacement | 0C5H | 305B |
| IND (B.<displ〉:H) | indirect, halfword displacement 0C6H | 306B |  |
| IND (B.<displ>:W) | indirect, word displacement | 0C7H | 307B |
| ea $=((\mathrm{B})+\mathrm{d})$ |  |  |  |

The value of the unsigned displacement is added to the local base register and this sum forms the address of a word which holds the address of the operand. Subroutine arguments are usually accessed by local indirect addressing.


Figure 32. Local indirect addressing

## Example:

| 133 B | $\mathrm{~F} 4+$ |  |
| :---: | :--- | :--- |
| 305 B | $\mathrm{IND}(\mathrm{B} .120 \mathrm{~B}: \mathrm{B})$ | $\mathrm{B}:$ |
| 120 B |  | 400 B |

$\mathrm{ea}=((\mathrm{B})+\mathrm{d})=(400 \mathrm{~B}+120 \mathrm{~B})=1000 \mathrm{~B}$

Octal
--------------
Hexadecimal

$\mathrm{ea}=((\mathrm{B})+\mathrm{d})=(0100 \mathrm{H}+050 \mathrm{H})=0200 \mathrm{H}$

### 8.7 Local indirect, post-indexed addressing



The address is calculated by adding the unsigned displacement of the address code to the contents of the base register. This sum is interpreted as an address. The contents of the word with this address are added to the contents of the specified register multiplied by the post-index scaling factor. This sum is the address of the operand. Subroutine array arguments are usually accessed with local indirect, post-indexed addressing.


Figure 33. Local indirect, post-indexed addressing

## Example:

| 013B | H4 : = | B : | 600B |
| :---: | :---: | :---: | :---: |
| 347B | IND (B.60B) (R4) | 660B: | 2000B |
| 060B |  | R4: | 150B |

Octal
Hexadecimal


### 8.8 Record addressing

| Assembly notation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: |
| R.<displ> | record |  |  |
| R.<displ>:S | record, short displacement | 080H+xx | $2008+x$ x |
| R. <displ>: ${ }^{\text {a }}$ | record, byte displacement | OC9H | 311B |
| R.<displ>:H | record, halfword displacement | OCAH | 312B |
| R.<displ>:W | record, word displacement | OCBH | 313B |
| $\begin{aligned} & e a=(R)+d \\ & e a=(R)+d^{*} 4 \end{aligned}$ | displ>:S) |  |  |

The address of the operand is calculated by adding the displacement to the contents of the record register ( R ).


Figure 34. Record addressing

Example:

$e a=(B)+d=1000 B+400 B=1400 B$

Octa1

Hexadecimal


## 8．9 Pre－indexed addressing

| Assembly notation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: |
| Rn．〈displ＞ | pre－indexed |  |  |
| Rn．〈displ＞：B | pre－indexed， byte displacement | OF4H＋y | $364 B+y$ |
| Rn．〈displ＞： H | pre－indexed， halfword displacement | OF8H＋y | $3708+y$ |
| Rn．〈displ＞：W | ```pre-indexed, word displacement``` | OFCH＋y | $374 B+y$ |

The contents of the index register specified in the address code are added to the unsigned displacement of the address code．This sum is taken as the address of the operand．


Figure 35．Pre－indexed addressing

## Example:


ea $=(R n)+d=10000 B+400 B=10400 B$

Octal
--------------
Hexadecimal

ea $=(\mathrm{Rn})+\mathrm{d}=01000 \mathrm{H}+0100 \mathrm{H}=01100 \mathrm{H}$

### 8.10 Absolute addressing

| Assembly <br> nctation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| 〈label〉 | absolute addressing | $0 C 4 \mathrm{H}$ | 304 B |
| ea $=\mathrm{a}$ |  |  |  |

When the address code is equal to $304 \mathrm{~B}, 004 \mathrm{H}$, the four bytes following the address code are taken as the address of the operand.


Figure 36. Absolute addressing

Example:

| 165B | D2 * |
| :---: | :---: |
| 304B | 2002044522B |
| 020B |  |
| 010B |  |
| 111B |  |
| 122B |  |

$\mathrm{ea}=2002044522 \mathrm{~B}$

Octal
Hexadecimal

| 075H | D2 * |
| :---: | :---: |
| OC4H | 010084952H |
| 010H |  |
| 008H |  |
| 049H |  |
| 052H |  |

$\mathrm{ea}=010084952 \mathrm{H}$

### 8.11 Absolute, post-indexed addressing

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| <label> $(\mathrm{Rn})$ | absolute, post-indexed | $0 \mathrm{EOH}+\mathrm{y}$ | $340 \mathrm{~B}+\mathrm{y}$ |
| ea $=\mathrm{a}+\mathrm{p}^{*}(\mathrm{Rn})$ |  |  |  |

The four bytes following the address code are taken as the base address. An absolute, post-indexed address is then the contents of the index register multiplied by the post-index scaling factor and added to the word integer following the address code giving the effective address.


Figure 37. Absolute, post-indexed addressing

## Example:



Octal
--------------
Hexadecimal

$\mathrm{ea}=\mathrm{a}+\mathrm{p} *(\mathrm{Rn})=0400 \mathrm{H}+$ 4* $^{*} 080 \mathrm{H}=0600 \mathrm{H}$

### 8.12 Constant operand addressing

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| <constant> | general constant |  |  |
|  |  |  |  |
| <constant>:S | short constant | $000 \mathrm{H}+\mathrm{xx}$ | $000 \mathrm{~B}+\mathrm{xx}$ |
| <constant>:B | byte constant | 0 CDH | 315 B |
| <constant>:H | halfword constant | OCEH | 316 B |
| <constant>:W | word constant | OCFH | 317 B |
| <constant>:F | floating-point constant | OCFH | 317 B |
| <constant>:D | double floating-point constant | OCCH | 314 B |
| op = data part of operand specifier |  |  |  |

The data to be operated on is part of the operand specifier. It resides in the program memory and cannot be modified by any instruction. The value of the operand may have a length of six bits or one, two, four or eight bytes.

Constant operands are illegal for all write instructions, e.g. store, swap, or shift instructions. They are also illegal as destination operand(s) for multi-operand instructions, and in certain special instructions like TSET and RDUS. They are also illegal as subroutine arguments, as they have no address in data memory.

Note that word and floating-point constants have the same address code.

| Assembly notation |  | byte0 | byte1 | byte2 | byte3 | byte4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 150B: B | Octal: | 315B | 150B |  |  |  |
|  | Hex : | OCDH | 068H |  |  |  |
| 1200000:W | Octal: | 317B | 000B | 022B | 117B | 200B |
|  | Hex: | OCFH | 000H | 012H | 04FH | 080H |
| 12B:S | Octal: | 012B |  |  |  |  |
|  | Hex: | 00AH |  |  |  |  |
| 6400H: H | Octal: | 316B | 144B | OOOB |  |  |
|  | Hex: | OCEH | 064H | 000H |  |  |

Table 7. Example of constants

The instruction code decides the interpretation of the operand addressed by the operand specifier. This may produce conflicts between the operand interpretation and the size of the data part of constant operands. These are solved by sign extension or data conversion if possible, done automatically by hardware. If no conversion is meaningful an illegal operand specifier trap condition occurs.

The following abbreviations are used in the table.

| IOS | - LLLEGAL OPERAND SPECIFIER TRAP CONDITION |
| :--- | :--- |
| BZ | - bit zero of constant is operand |
| SX | - sign extended (unless instruction calls for unsigned) |
| CF | - convert to float |
| CDF | - convert to double float |
| NC | - no conversion required |
| $32 L Z$ | - 32 least significant bits zero filled |
| $\langle\mathrm{c}\rangle$ | - general operand with constant type |


| Instruction operand type | Constant operand type |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 〈c>: S | $\langle\mathrm{c}\rangle$ : B | $\langle\mathrm{c}\rangle: \mathrm{H}$ | $\langle\mathrm{c}\rangle: W$ | $\langle\mathrm{c}\rangle: \mathrm{F}$ | $\langle\mathrm{c}\rangle$ : D |
| BI | BZ | IOS | IOS | IOS | IOS | IOS |
| BY | SX | NC | IOS | IOS | IOS | IOS |
| H | SX | SX | NC | IOS | IOS | IOS |
| W | SX | SX | SX | NC | NC | IOS |
| F | CF | CF | CF | NC | NC | IOS |
| D | CDF | CDF | CDF | 32LZ | 32LZ | NC |

Table 8. Treatment of constants as operands

### 8.13 Register addressing

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| $R n$ | $(n=1.4)$ | Register | $0 D O H+y$ |
| $320 B+y$ |  |  |  |

One of the registers may be the operand of an instruction. If the data type of an instruction is an integer or it does not contain a data type specification, one of the integer registers is taken as the operand. If the data type of the instruction is float or double float, one of the float or double float registers is taken as the operand.

A register operand is not legal in the argument list of a CALL or CALLG instruction, as a destination in the BMOVE instruction or as an argument to certain special instructions (such as TSET and RDUS).

### 8.14 Alternative addressing

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| ALT( <operand〉) | alternative domain addressing | 0 C 8 H | 310 B |

With this operand specifier prefix, it is possible to address operands on the alternative domain of the process. Parameter access to the segment on the alternative domain is required. See the memory management section for further explanation of domain, alternative domain and parameter access.
<operand> can be any operand specifier that does not contain a new ALT operand specifier prefix. If the operand specifies indirect addressing, the indirect address is taken from the current addressing domain. If the operand specifies descriptor access, the descriptor is taken from the current addressing domain. Only the last memory access which actually fetches the data goes to the alternative addressing domain.

Alternative addressing is illegal for register addressing and constant operand addressing.

## 8．15 Descriptor addressing

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| DESC（＜operand〉）（Rn）descriptor | $0 F O H+y$ | $360 B+y$ |  |
| ea $=A+p^{*}(R n)$, | $A=$ contents of second word of＜operand〉 |  |  |

＜operand＞is the address of a descriptor，and it can be any operand specifier except ALT，constant or register．〈operand＞may be post－ indexed，selecting an element in an array of descriptors，in which case the post－index scaling factor is 8 （the size of a descriptor）． The post－index scaling factor of the descriptor addressing itself is determined by the data type specified in the instruction code．

A descriptor comprises two words in memory accessed via a general operand．The first word contains the number of elements in a data array，the second contains the start address of the array．The operand element of the array is addressed post－indexed relative to the start address in the descriptor．Elements are indexed from zero；the legal index range is 0 to descriptor．length－1．

The hardware will report if the last element of the array is addressed by setting the K flag．If an element beyond the array is addressed the K flag is set and a descriptor range trap condition occurs．

The index register is incremented by a data access via descriptor．It is not incremented when accessing only the address of the operand （load address and call instructions）．

```
if (Rn)+1 >> descriptor.length then
    descriptor range trap condition
endif
if (Rn)+1 >> = descriptor.length then
    1 =: status.K
endif
if not descriptor range trap then
    perform addressing with Rn as post-index
    if data access then
        (Rn)+1 =: Rn
    endif
endif
```

Note that an access outside the string as defined by the descriptor is carried out if the descriptor range trap is not enabled．


Figure 40. Addressing with a descriptor

## Example:

| 011B | $\begin{aligned} & \mathrm{H} 2 \quad:= \\ & \operatorname{DESC}(\mathrm{B} .100 \mathrm{~B})(\mathrm{R} 3) \end{aligned}$ |  | 400B |
| :---: | :---: | :---: | :---: |
| 362B |  |  | 100B |
| 301B |  | 504B: | 2000B |
| 100B |  | R3: | 50B |

$e a=A+p^{*}(R n)=(400 B+100 B+4)+2 * 50 B=(504 B)+120 B=2120 B$

Octal
Hexadecimal

| OODH | $\begin{aligned} & \text { H2 }:= \\ & \operatorname{DESC}(\mathrm{B.040H})(\mathrm{R} 3) \end{aligned}$ | B: | 0100H |
| :---: | :---: | :---: | :---: |
| 0F2H |  | 0140H: | 040H |
| OC1H |  | 0144H: | 0400H |
| 040H |  | R3: | 028H |

### 8.16 Direct operands

Direct operands are those found in the bytes immediately following the instruction code or the preceding operand specifier. There is no prefix or address code part in the operand specifier. Direct operands are in the syntax definitions in this manual. They are written using the form <<direct operand>>.

The interpretation of a direct operand depends on the instruction and applies to specific instructions only. The data part of the operand specifier is taken either as a displacement or as an absolute address. Absolute addresses may be to the program or the data area.

### 8.16.1 Displacement addressing

The ND-500 instructions LOOP, LOOPI, LOOPD, GO and IF 〈rel> GO have displacement (program relative) addressing. Each instruction has two instruction codes, one for the byte displacement part and one for the halfword displacement part. GO is also available with the word displacement part. The displacement is signed, and is the distance from the first byte of the current instruction to the first byte of the addressed instruction.

$$
(P)+d->(P)
$$

### 8.16.2 Absolute program addressing

The instruction CALL subroutine has absolute addressing. When using CALL the address follows the instruction code in the following four bytes.

When executing CALLG the address is accessed via a general operand, not a direct operand. Complete information is given in the description of the CALLG instruction.

### 8.16.3 Absolute data addressing

The INIT and ENTM instructions are followed by the absolute address of the bottom of the new stack. The ENTF and ENTFN instructions are followed by the address of the local data area.

0

0

0

## 9 THE ND-500 INSTRUCTION SET

The ND-500 instruction set has a variable length instruction format, the length determined by the type of instruction and the operands used. The shortest instructions are one byte long, the longest may be several thousand bytes long.

Each instruction consists of an instruction code and zero or more operand specifiers. The general instruction format is shown in the figure below:

| Instruction <br> Code | Operand <br> Specifier | Operand <br> Specifier | Operand <br> Specifier | $\ldots$ |
| :--- | :--- | :--- | :--- | :--- | :--- | $\mathbf{-}^{-}$

1 or 2 bytes Zero or more operand specifiers, each 1 to 9 bytes
Figure 41. Instruction Format
The following chapters describe each instruction code in detail. Operand specifiers are described in the previous chapter.

The term instruction code is used to indicate both the octal or hexadecimal value and the assembly notation. The octal or hexadecimal value of an instruction code is a numeric representation of the bit pattern inside the computer. The assembly notation is used by the assembler programmer to symbolically represent the binary code.

An instruction code specifies the operation to be performed and the data types of the operands. It may consist of one or two bytes. One byte instruction codes are used for the operations most frequently generated by compilers.

In many ND-500 instructions one of the general registers or one of the floating-point registers is used as an argument or result. The two lower bits of the instruction code then specifiy the register number, meaning a floating-point or double-precision floating-point register (Fn or Dn ) when the data type is floating or double floating, and the general register ( Rn ) when the data type is integer.


When describing the operand，the description string is divided in three or four parts，as follows：
operand $::=$ operand name／access code／datatype／pointer register
Operand name is a character string used as a descriptive term．For example，the load instruction format uses the term 〈source＞as the operand name；the store instruction format uses 〈dest＞as the destination operand name．

The access code may have the following abbreviations：

| r | read access |
| :---: | :---: |
| W | －write access |
| rw | －read and write access |
| rw1 | －read，write and locked swap access |
| aa | address access |
| s | －special，explained explicitly in the instruction descriptions |

Locked swap access applies to the TSET instruction only．

Address access（aa）together with descriptor addressing will not cause the index register to be incremented．If the access code is read（ $r$ ） or write（ $w$ ），the index register will be incremented．

The pointer register applies to string instruction descriptions only．

## ACTUAL OPERAND VALUE

The actual operand value used may be the value found in the instruction or the value found at the address specified by the instruction，determined by the addressing mode．In the descriptions of the operation performed in the following chapters，dereferencing of source operands is implicit if the operand is an address．For example，
tn $\operatorname{ADD} 3\langle a / r / t\rangle,\langle b r / t\rangle,\langle c / w / t\rangle$
Operation：〈a〉＋〈b〉－＞〈c〉
In the instruction
W3 ADD3 SOU，5，DES
SOU is an address（a label）；the value found at this address is the $\langle a\rangle$ operand value．The 〈b〉 operand is the value 5 rather than the value found at address 5；the operand specifier is CONSTANT type．DES is the address of the 〈c＞operand．

If the actual source operand value is the address, rather than the value found at that address, the description of the operation indicates this by the notation addr(<operand>). Take, for example, the LADDR instruction:
tn LADDR <operand/aa/t>
Operation: addr(<operand>) -> Rn

DATA STATUS BITS
Data status bits not mentioned in the instruction description are always cleared after the instruction has been executed. If the status bit is conditionally set a TRUE condition causes the bit to be set (1), a FALSE condition causes it to be reset (0).

Before going on to the instruction set, an example will be explained:

## Example:

Load bit register number 2 with the bit number found in R3 from the bit array BITA. BITA is displaced 078H, or 170 B , bytes from the base address of the local data area. The size of the displacement part is forced to half word.

Assembly code notation: BI2 := B.BITA(R3) : H

## Description:

The instruction code for loading bit register 2 is 0 FCO 5 H , or 176005 B , written as $374 \mathrm{~B}, 005 \mathrm{~B}$ when treated as two octal bytes.
B.BITA(R3) is the local post-indexed addressing mode, address code ODAH, or 332B.

The : H length specifier tells the assembler to store the displacement in halfword format. Normally the assembler should be allowed to select the storage format, in order to achieve optimal program encoding. In this example the assembler would have stored the displacement in byte format if : H had been omitted.

The address of the byte containing the bit in question is calculated as follows (See figure on the next page):
$e a=(B)+d+p *(R n)$
Octal: $10000 \mathrm{~B}+170 \mathrm{~B}+\operatorname{INT}(403 \mathrm{~B} / 10 \mathrm{~B})=10230 \mathrm{~B}$
Hex: $\quad 01000 \mathrm{H}+078 \mathrm{H}+\operatorname{INT}(0103 \mathrm{H} / 08 \mathrm{H})=01098 \mathrm{H}$

Post indexing always counts the data elements from the left, consequently the bit number within the addressed byte is
$\mathrm{bn}=7-\operatorname{REM}(403 \mathrm{~B} / 10 \mathrm{~B})=7-\operatorname{REM}(0103 \mathrm{H} / 08 \mathrm{H})=7-3=4$

| Program memory |  |  | Data memory |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\cdot$ |  | $\mathrm{B} \longrightarrow$ | OOOB | 10000B |
| $\mathrm{P} \longrightarrow$ | 374B | 150300B |  | - |  |
|  | 005B |  | displacement | - |  |
|  | 332B |  |  | 000B | 10170B |
|  | 000B |  | $\mathrm{p}^{*} \mathrm{Rn}$ | . |  |
|  | 170B |  |  | $\cdots$ |  |
|  | . |  | effective $\longrightarrow$ <br> address | 020B | 10230B |
|  | - | 150305 B | address |  |  |

Registers

| P : | 150300 B |
| :--- | ---: |
| $\mathrm{~B}:$ |  |
| $\mathrm{R} 2:$ | 10000 B |
| $\mathrm{R} 3:$ | 770140 B |
|  | 403 B |

Before execution


After execution

Octal

Hexadecimal

Program memory

| $\mathrm{P} \longrightarrow$ | ${ }^{\text {OFCH }}$ | ODOCOH |
| :---: | :---: | :---: |
|  | 005H |  |
|  | ODAH |  |
|  | 000H |  |
|  | 078H |  |
|  | - | ODOC5H |
|  |  |  |


| P : | ODOCOH |
| :---: | :---: |
| B : | 01000H |
| R2: | 03F060H |
| R3: | 103H |

Before execution

Data memory


Registers


After execution

0

0

0

## 10 DATA TRANSFER AND LOGICAL INSTRUCTIONS

10.1 Load

Format: $\quad$ tn $:=$ 〈source $/ r / t\rangle$

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BIn $:=$ | load bit | $0 F C 04 H+(n-1)$ | $176004 B+(n-1)$ |
| BYn $:=$ | load byte | $004 H+(n-1)$ | $004 B+(n-1)$ |
| $\mathrm{Hn}:=$ | load halfword | $008 \mathrm{H}+(n-1)$ | $010 \mathrm{~B}+(\mathrm{n}-1)$ |
| $\mathrm{Wn}:=$ | load word | $00 \mathrm{CH}+(\mathrm{n}-1)$ | $014 \mathrm{~B}+(\mathrm{n}-1)$ |
| $\mathrm{Fn}:=$ | load float | $010 \mathrm{H}+(\mathrm{n}-1)$ | $020 \mathrm{~B}+(\mathrm{n}-1)$ |
| $\mathrm{Dn}:=$ | load double float | $014 \mathrm{H}+(\mathrm{n}-1)$ | $024 \mathrm{~B}+(\mathrm{n}-1)$ |

Operation: 〈source> -> Rn

## Description:

The value of the operand (source) is loaded into the register specified in the instruction code. When the data type is $B I, B Y, H$ or $W$, one of the $I$ registers is loaded. The value is right justified in the register, the least significant bit of the operand goes in the least significant bit of the register. With $B I, B Y$, or $H$ as data type, the rest of the register is zero filled. One of the floating point registers is loaded when the data type is $F$ or $D$.

Trap conditions: Addressing traps

## Data status bits:

```
<source> = 0 -> Z
<source>.signbit -> S
```


## Example:

Load local halfword variable MEMBERS into R3
H3 := B.MEMBERS

## 10．2 Load local base register

Format：$\quad B:=\langle$ source $/ r / W\rangle$

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| $B:=$ | load base register | 0FC08H | 176010 B |

Operation：〈source＞－＞B

## Description：

The contents of 〈source〉 are loaded into the local base register．

Trap conditions：Addressing traps

Data status bits：

```
    <source> = 0 -> Z
    <source>.signbit -> S
```


## Example：

Load the word variable GLOBBASE into B
B ：＝GLOBBASE

### 10.3 Load record register

Format: $\quad \mathrm{R}:=\langle$ source $/ \mathrm{r} / \mathrm{W}\rangle$

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| $R:=$ | load record register | 018 H | 030 B |

Operation: <source> -> $R$

## Description:

The contents of 〈source〉 is loaded into the record base register.

Trap conditions: Addressing traps

## Data status bits:

```
<source> = 0 -> Z
<source>.signbit -> S
```


## Example:

Load $R$ with the base of the R2nd element of the word array RECPTRS

$$
\mathrm{R}:=\operatorname{RECPTRS}(\mathrm{R} 2)
$$

### 10.4 Store

Format: $\quad$ tn $=:$ <dest/w/t>

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| $B I n=:$ | store bit | $0 F C O C H+(n-1)$ | $176014 B+(n-1)$ |
| $B Y n=:$ | store byte | $01 \mathrm{CH}+(n-1)$ | $034 B+(n-1)$ |
| $H n=:$ | store halfword | $0 F C 10 H+(n-1)$ | $176020 B+(n-1)$ |
| $W n=:$ | store word | $020 H+(n-1)$ | $040 B+(n-1)$ |
| $F n=:$ | store float | $024 H+(n-1)$ | $044 B+(n-1)$ |
| $D n=:$ | store double float | $028 H+(n-1)$ | $050 B+(n-1)$ |

## Operation:

```
Rn -> <dest>
datatype dependent part of register -> <dest>
```


## Description:

The datatype-dependent part of the contents of the specified register is stored in the memory location or register specified in the operand specifier. The datatype-dependent part of the register is the least significant bits of the register needed to represent the data type in question. Constant operands are illegal. The source register is unaffected.

If the destination is a register, the instruction has the same effect as a load destination register. If the data type is BI , BY , or H , the upper part of the register is zero filled.

Trap conditions: Addressing traps

## Data status bits:

```
datatype-dependent part of register = 0 -> Z
datatype-dependent part of register.signbit -> S
```


## Example:

Store byte in R 4 into the 6 th byte of the record pointed to by $R$, forcing word displacement part
BY4 =: R.6:W

### 10.5 Store local base register

| Format: | $\mathrm{B}=:$ 〈operand/w/W〉 |  |  |
| :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| $B=:$ | store local base register | OFCOAH | 176012 B |

Operation: B -> <operand>

## Description:

The contents of the local base register are stored in the <operand.

Trap conditions: Addressing traps

Data status bits:
B register = $0 \quad->$ Z
B register.signbit -> S

## Example:

Store B in local variable CURRB indexed by R1 B =: B.CURRB(I1)

### 10.6 Store record register

Format: $\quad \mathrm{R}=:$ 〈operand/w/W>

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| $R=:$ | store record register | OFCO9H | 176011 B |

Operation: $\quad \mathrm{R}->$ <operand>

## Description:

The contents of the record register are stored in the <operand>.

Trap conditions: Addressing traps

## Data status bits:

R register $=0 \quad->\mathrm{Z}$
$R$ register.signbit -> $S$

## Example:

Store $R$ in register R2

$$
\mathrm{R}=\mathrm{R} 2
$$

## 10．7 Move

Format：$\quad t$ MOVE 〈source／r／t〉，〈dest／w／t〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BI | MOVE | move bit |  |
| BY | MOVE | move byte | OFCOBH | 176013 B

```
Operation: <source> -> <dest>
```


## Description：

The number of bits needed to represent the data type are moved from source to destination．The source is unaffected，and a constant destination operand is illegal．

Trap conditions：Addressing traps

## Data status bits：

```
    <source> = 0 -> Z
    <source>.signbit -> S
```


## Example：

Move the double precision value in GLOBAL to local variable LOCAL
D MOVE GLOBAL，B．LOCAL

### 10.8 Swap

| Format： |  | $t$ SWAP＜op1／rw／t〉，＜op2／rw／t＞ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Assembly notation |  | Name | Hex code | Octal code |
| BI | SWAP | bit swap | OFCBDH | 176275B |
| BY | SWAP | byte swap | OFCBEH | 176276B |
| H | SWAP | halfword swap | OFCBFH | 176277B |
| W | SWAP | word swap | 052H | 122B |
| F | SWAP | float swap | OFCDCH | 176334B |
| D | SWAP | double float swap | OFCDDH | 176335B |

Operation：＜op1〉：＝：〈op2〉

## Description：

The contents of the first operand are stored in the second，and the original contents of the second operand are stored in the first．The operands are assumed to have the same data type（see section 7.3 on page 75）．

Trap conditions：Addressing traps

## Data status bits：

```
    original contents of <op1> = 0 -> Z
    original contents of <op1>.signbit -> S
```


## Example：

Exchange contents of word variables EAST and WEST
W SWAP EAST，WEST

### 10.9 Compare

Format: $\quad$ tn COMP <operand/r/t>


## Description:

The instruction subtracts the operand from the contents of the specified register. The result of the subtraction is not saved, but rather compared to zero, and this result is saved in the data status bits. The instruction is a true comparison, hence the sign bit is changed in case of integer overflow.

Trap conditions: Addressing traps, Floating Overflow, Floating Underflow

## Data status bits:

```
result = 0 -> Z
result.signbit XOR Overflow -> S
carry from most significant bit -> C
floating underflow -> FU
floating overflow -> FO
```


## Example:

Compare bit zero in R 1 with one
BI1 COMP 1

## 10．10 Compare two operands

Format：$\quad t$ COMP2 〈op1／r／t〉，〈op2／r／t＞

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BI COMP2 | bit compare | OFC15H | 176025 B |
| BY COMP2 | byte compare | O2DH | 055B |
| H COMP2 | halfword compare | OFC16H | 176026 B |
| W COMP2 | word compare | O2EH | 056B |
| F COMP2 | float compare | 02FH | 057 B |
| D COMP2 | double float compare | 040 H | 100 B |

```
Operation: <op1> - <op2>
```


## Description：

The instruction subtracts the second operand from the first．The result sets the data status bits accordingly，but the result is otherwise discarded．

```
Trap conditions: Addressing traps, Floating Underflow, Floating
    Overflow
```

Data status bits：

```
result = 0 -> Z
result.signbit XOR Overflow -> S
carry from most significant bit -> C
floating underflow -> FU
floating overflow -> FO
```


## Example：

Compare record variable floating point DELTA with 0.005
F COMP2 R．DELTA， 0.005

### 10.11 Test against zero

| Format: | $t \quad$ TEST <operand/r/t> |  |  |
| :--- | :--- | :--- | :--- |
| Assembly |  | Hex | Octal |
| notation | Name | code | code |
|  | bit test against zero | 041 H | 101 B |
| BI TEST | byte test against zero | 042 H | 102 B |
| BY TEST | halfword test against zero | 043 H | 103 B |
| H TEST | word test against zero | 044 H | 104 B |
| W TEST | float test against zero | 045 H | 105 B |
| F TEST | double test against zero | 046 H | 106 B |
| D TEST |  |  |  |
|  |  |  |  |

## Description:

This instruction is similar to comparing two operands, except that the second operand is implicitly zero.

Trap conditions: Addressing traps

## Data status bits:

```
result = 0 -> Z
result.signbit XOR Overflow -> S
1 -> C (integer)
```


## Example:

Test if local byte variable COUNTER has reached zero
BY TEST B.COUNTER

### 10.12 Negate

Format: tn NEG

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BYn NEG | byte register negate | $0 F E 08 H+(n-1)$ | $177010 B+(n-1)$ |
| Hn NEG | halfword register negate | $0 F E 0 C H+(n-1)$ | $177014 B+(n-1)$ |
| Wn NEG | word register negate | $090 H+(n-1)$ | $220 B+(n-1)$ |
| Fn NEG | float register negate | $094 H+(n-1)$ | $224 B+(n-1)$ |
| Dn NEG | double float register negate $094 H+(n-1)$ | $224 B+(n-1)$ |  |

Operation: $\quad-\mathrm{Rn} \rightarrow \mathrm{Rn}$

## Description:

The contents of the specified register are negated. An integer value is negated by taking the two's complement of its value. A floating point value is negated by inverting its sign bit. Byte and halfword negate will clear the upper part of the register.

Integer overflow occurs if and only if the greatest negative integer is negated. Carry is zero except when integer zero is negated.

Trap conditions: Integer Overflow

## Data status bits:

```
negated register = 0 -> Z
negated register.signbit -> S
carry -> C
overflow -> 0
```


## Example:

Negate double precision register D3
D3 NEG

### 10.13 Invert

Format: $\quad$ tn INV

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |  |
| :--- | :--- | :--- | :--- | :--- |
| BIn | INV | bit invert register | $0 F E 10 H+(n-1)$ | $177020 B+(n-1)$ |
| BYn | INV | byte invert register | $0 F E 14 H+(n-1)$ | $177024 B+(n-1)$ |
| $H n$ | INV | halfword invert register | $0 F E 18 H+(n-1)$ | $177030 B+(n-1)$ |
| Wn | INV | word invert register | $098 H+(n-1)$ | $230 B+(n-1)$ |

Operation: One's complement of $\mathrm{Rn} \rightarrow \mathrm{Rn}$

## Description:

The one's complement of the contents of the specified register is calculated and stored in the same register. When the datatype is BI, $B Y$, or $H$ only the lower part of the register is complemented and the rest of the register is cleared.

Trap conditions: None

## Data status bits:

```
result = 0 -> Z
result.signbit -> S
```


## Example:

Invert the lowermost bit of $R 4$ and clear the upper 31 bits BI4 INV
10.14 Invert with carry add

| Format: | Wn INVC |  |  |
| :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| Wn INVC | word invert register w/carry | OFF10H+(n-1) | $177420 B+(n-1)$ |

Operation: One's complement of $\mathrm{Rn}+\mathrm{C} \rightarrow \mathrm{Rn}$

## Description:

The one's complement of the contents of the specified word register is calculated. The carry is added and the result is loaded into the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Integer Overflow

## Data status bits:

```
result = 0 -> Z
result.signbit -> S
carry -> C
overflow -> 0
```


## Example:

Invert W2 and add carry

W2 INVC

### 10.15 Absolute value

## Format: $\quad$ tn $A B S$

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BYn ABS | byte absolute value |  |  |
| Hn ABS | halfword absolute value | $0 F F O 0 H+(n-1)$ | $177400 B+(n-1)$ |
| Wn ABS | word absolute value | $0 F F 08 H+(n-1)$ | $177404 B+(n-1)$ |
| Fn ABS | float absolute value | $0 F F 0 C H+(n-1)$ | $177410 B+(n-1)$ |
| Dn ABS | double float absolute value | $177414 B+(n-1)$ |  |
|  |  | $0 F F O C H+(n-1)$ | $177414 B+(n-1)$ |

Operation: Absolute value of $\mathrm{Rn} \rightarrow \mathrm{Rn}$

## Description:

The absolute value of the contents of the specified register is calculated and stored in the same register. When the datatype is either BY or $H$, the result is stored in the least significant bits and the rest of the register is cleared. Overflow occurs if and only if the greatest negative integer is negated.

Trap conditions: Integer Overflow

## Data status bits:

```
    result = 0 -> Z
    0 -> S
    overflow -> 0 (integer)
```


## Example:

Take the absolute value of double precision register D1
D1 ABS

### 10.16 Clear register

Format: $\quad$ tn CLR

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
|  |  | bit register clear | $084 H+(n-1)$ |
| BIn CLR | byte register clear | $204 \mathrm{~B}+(\mathrm{n}-1)$ |  |
| BYn CLR | halfword register clear | $084 \mathrm{H}+(\mathrm{n}-1)$ | $204 \mathrm{~B}+(\mathrm{n}-1)$ |
| Hn CLR | word register clear | $084 \mathrm{H}+(\mathrm{n}-1)$ | $204 \mathrm{~B}+(\mathrm{n}-1)$ |
| Wn CLR | float register clear | $204 \mathrm{~B}+(\mathrm{n}-1)$ |  |
| Fn CLR | double float register clear | $088 \mathrm{H}+(\mathrm{n}-1)$ | $210 \mathrm{~B}+(\mathrm{n}-1)$ |
| Dn CLR |  |  | $214 \mathrm{~B}+(\mathrm{n}-1)$ |

## Description:

The register is set to all zeroes. For all integer data types, the entire register is cleared.

Trap conditions: None

Data status bits: 1 -> Z

## Example:

Clear double register D3
D3 CLR

### 10.17 Store zero

| Format: | t STZ <operand/w/t> |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| BI STZ | bit store zero | OFC85H | 176205B |
| BY STZ | byte store zero | 048H | 110B |
| STZ | halfword store zero | 049H | 111B |
| STZ | word store zero | 04AH | 112B |
| STZ | float store zero | 04BH | 113B |
| STZ | double float store zero | 04CH | 114B |

Operation: 0 -> <operand>

Description:
The contents of the destination operand are replaced by zero.

Trap conditions: Addressing traps

Data status bits: 1 -> Z

## Example:

Clear the byte FLAGS
BY STZ FLAGS
10.18 Set to one

| Format: |  | t SET1 〈operand/w/t> |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { embly } \\ & \text { ation } \end{aligned}$ | Name | Hex code | Octal code |
| BI | SET1 | bit set to one | 0FC86H | 176206B |
| BY | SET1 | byte set to one | 0FC87H | 176207B |
| H | SET1 | halfword set to one | 0FC88H | 176210B |
| W | SET1 | word set to one | 04DH | 115B |
| F | SET1 | float set to one | 047H | 107B |
| D | SET1 | double float set to one | OFC89H | 176211B |

Operation: 1 -> <operand>

## Description:

The contents of the destination operand are replaced by one.

Trap conditions: Addressing traps

Data status bits: All cleared

## Example:

Set float argument START to one
F SET1 IND (B.START)

```
ND-500 Reference Manual

\section*{10．19 Increment}
Format：\(t\) INCR＜operand／rw／t＞
\begin{tabular}{lllll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY INCR & byte increment & & \\
H & INCR & halfword increment & 0 FCBAH & 176212 B \\
W & INCR & word increment & 04 FH & 116 B \\
F & INCR & float increment & 050 H & 117 B \\
D & INCR & double float increment & OFC8BH & 176213 B
\end{tabular}

Operation：〈operand〉＋ 1 －＞〈operand＞

\section*{Description：}

The＜operand＞is incremented by one．The Carry bit is set if a carry occurs from the sign bit position of the adder，otherwise it is reset． Carry will occur when and only when integer -1 is incremented．

Trap conditions：Addressing traps，Integer Overflow

\section*{Data status bits：}
```

sum.signbit -> S
sum = 0 -> Z
overflow -> 0
carry from most significant bit -> C (integer)

```

\section*{Example：}

Increment the halfword record variable LOOPER and force displacement part to halfword

H INCR R．LOOPER：H
10.20 Decrement
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Format:} & \multicolumn{3}{|l|}{t DECR <operand/rw/t>} \\
\hline & \[
\begin{aligned}
& \text { embly } \\
& \text { ation }
\end{aligned}
\] & Name & Hex code & Octal code \\
\hline BY & DECR & byte decrement & 0FC86H & 176214B \\
\hline H & DECR & halfword decrement & 0FC87H & 176215B \\
\hline W & DECR & word decrement & 051H & 121B \\
\hline F & DECR & float decrement & 0FC88H & 176216B \\
\hline D & DECR & double float decrement & OFC89H & 176217B \\
\hline
\end{tabular}

Operation: <operand> - 1 -> <operand>

\section*{Description:}

The <operand> is decremented by one.

Trap conditions: Addressing traps, Integer Overflow

\section*{Data status bits:}
```

difference = 0 -> Z
difference.signbit -> S
overflow -> 0
carry from most significant bit -> C

```

\section*{Example:}

Decrement the halfword record variable STEP on the alternative domain H DECR ALT(R.STEP)

\subsection*{10.21 And}
Format: tn AND <operand/r/t>
\begin{tabular}{|c|c|c|c|c|}
\hline & & Name & Hex code & Octal code \\
\hline BIn & AND & bit 'and' register & OFDCCH \(+(\mathrm{n}-1)\) & \(176714 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline BYn & AND & byte 'and' register & \(0 \mathrm{FCgOH}+(\mathrm{n}-1)\) & \(176220 B+(n-1)\) \\
\hline Hn & AND & halfword 'and' register & \(0 \mathrm{FC} 94 \mathrm{H}+(\mathrm{n}-1)\) & \(176224 B+(n-1)\) \\
\hline Wn & AND & word 'and' register & \(0 \mathrm{E} 4 \mathrm{H}+(\mathrm{n}-1)\) & \(344 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

Operation: Rn AND <operand> - > Rn

\section*{Description:}

A bitwise AND is performed between the contents of the specified register and the <operand> and the result is stored in the register . When the data type is BI , BY , or H , the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example:}

AND operation between R2 and the R3rd element of the array described by the R1st array descriptor in the local array MASKS

W2 AND DESC(B.MASKS (R1)) (R3)
10.22 Or
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{Format: tn OR} \\
\hline \multicolumn{2}{|l|}{Assembly notation} & Name & & Hex code & Octal code \\
\hline BIn & OR & bit 'or' & register & OFDF8H+(n-1) & \(1767708+(\mathrm{n}-1)\) \\
\hline BYn & OR & byte 'or & register & OFC98 + ( \(\mathrm{n}-1\) ) & \(176230 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Hn & OR & halfword & 'or' register & \(\mathrm{OFC9CH}+(\mathrm{n}-1)\) & \(176234 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Wn & OR & word 'or & register & \(\mathrm{OAOH}+(\mathrm{n}-1)\) & \(2408+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

Operation: Rn OR <operand> -> Rn

\section*{Description:}

A bitwise \(O R\) is performed between the contents of the specified register and the <operand> and the result is stored in the register. When the data type is \(\mathrm{BI}, \mathrm{BY}\), or H , the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example:}

OR byte register R1 with 111 octal
BY1 OR 111B

\subsection*{10.23 Exclusive or}

Format: tn XOR <operand/r/t>
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Assembly notation} & Name & Hex code & Octal code \\
\hline BIn & XOR & bit 'xor' register & OFDCCH \(+(\mathrm{n}-1)\) & \(176714 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline BYn & XOR & byte 'xor' register & OFCAOH \(+(\mathrm{n}-1)\) & \(176240 B+(n-1)\) \\
\hline Hn & XOR & halfword 'xor' register & OFCA \(4 \mathrm{H}+(\mathrm{n}-1)\) & \(176244 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Wn & XOR & word 'xor' register & \(0 \mathrm{~A} 4 \mathrm{H}+(\mathrm{n}-1)\) & \(244 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

Operation: Rn XOR 〈operand> -> Rn

\section*{Description:}

A bitwise exclusive \(O R\) is performed between the contents of the specified register and the <operand> and the result is stored in the register. When the data type is \(B I, B Y\), or \(H\), the upper part of the register is zero filled.

Trap conditions: Addressing traps

\section*{Data status bits:}
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example:}

Flip bits \(0,4,8\) and 12 of halfword register \(R 4\)
H4 XOR 01111H

\section*{10．24 Logical shift}

Format：\(\quad t\) SHL 〈operand／rw／t〉，〈shiftcount／r／BY〉
\begin{tabular}{lllll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY & SHL & byte shift logically & & OFCA8H
\end{tabular} 176250B

Operation：logically shifted＜operand＞－＞＜operand＞

\section*{Description：}

A logical shift is performed on the byte，halfword or word operand ．〈shiftcount＞is interpreted as a signed byte．Positive 〈shiftcount＞ implies left shift，negative＜shiftcount＞implies right shift．A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition．A shiftcount of zero is legal and leaves the operand unchanged．

Trap conditions：Addressing traps，Illegal Operand Value

Data status bits：
\(\begin{array}{lll}\text { shifted operand }=0 & -> & Z \\ \text { shifted }\end{array}\)
shifted operand．signbit \(\rightarrow\) S

\section*{Example：}

Shift local word COUNT TWOFACTORS places
W SHL B．COUNT，TWOFACTORS

\section*{10．25 Arithmetical shift}

Format：\(\quad t\) SHA 〈operand／rw／t〉，〈shiftcount／r／BY〉
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY & SHA & byte shift arithmetically & \\
H SHA & halfword shift arithmetically & OFCABH & 176253B \\
W & SHA & word shift arithmetically & OFCACH
\end{tabular} 176254B

Operation：arithmetically shifted＜operand＞－＞＜operand＞

\section*{Description：}

An arithmetic shift is performed on the byte，halfword or word operand．〈shiftcount＞is interpreted as a signed byte．Positive ＜shiftcount＞implies left shift，negative＜shiftcount＞implies right shift．A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition．A shiftcount of zero is legal and leaves the operand unchanged．

Trap conditions：Addressing traps，Illegal Operand Value

\section*{Data status bits：}
```

shifted operand = 0 -> Z
shifted operand.signbit -> S

```

\section*{Example：}

Shift byte register R 4 two places to the right
BY SHA R4，－2

\section*{10．26 Rotational shift}

Format：\(\quad t\) SHR 〈operand／rw／t〉，〈shiftcount／r／BY〉
\begin{tabular}{lllll}
\begin{tabular}{ll} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY & SHR & byte shift rotationally & & \\
H & SHR & halfword shift rotationally & OFCAEH & 176256B \\
W & SHR & word shift rotationally & OFCAFH & 176257 B \\
& & & OFCBOH & 176260 B
\end{tabular}

Operation：rotationally shifted＜operand＞－＞〈operand＞

\section*{Description：}

A rotational shift is performed on the byte，halfword or word operand． ＜shiftcount＞is interpreted as a signed byte．Positive＜shiftcount＞ implies left shift，negative＜shiftcount＞implies right shift．A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition．A shiftcount of zero is legal and leaves the operand unchanged．

Trap conditions：Addressing traps，Illegal Operand Value

\section*{Data status bits：}
```

    shifted operand = 0 -> Z
    shifted operand.signbit -> S
    ```

\section*{Example：}

Exchange nibbles（ 4 bit groups）of variable pointed at by R 4
BY SHR R4．0， 4

\section*{10．27 Get bit}
\begin{tabular}{llll} 
Format： & tn GETBI & 〈operand／r／t〉，〈bit no／r／BY〉 \\
Assembly & Name & \begin{tabular}{l} 
Hex \\
notation
\end{tabular} & code
\end{tabular}

Operation：bit＜bit No．＞of 〈operand＞－＞bit 0 of Rn

\section*{Description：}

Bit zero of the specified register is loaded with bit＜bit No．＞of a BY，H，or \(W\) 〈operand〉．A 〈bit No．〉 greater than or equal to the number of bits of the data type or a negative＜bit No．＞will cause an illegal operand value trap condition．

Trap conditions：Addressing traps，Illegal Operand Value

Data status bits：transferred bit \(=0->\mathrm{Z}\)

\section*{Example：}

Load R1 with the BITNO bit of word variable STATUS
W1 GETBI STATUS，BITNO

\section*{10．28 Put bit}
\begin{tabular}{llll} 
Format： & tn PUTBI 〈operand／w／t〉，〈bit no／r／BY〉 \\
Assembly & & \begin{tabular}{l} 
Hex \\
notation
\end{tabular} & Name
\end{tabular}

Operation：bit 0 of \(\mathrm{Rn}->\) bit 〈bit No．〉 of 〈operand＞

\section*{Description：}

Bit zero of the specified register is stored in bit 〈bit No．〉 of a BY， \(H\) ，or \(W\)＜operand＞．The upper bits of the＜operand＞are unaffected， even when the destination is a word register．A＜bit No．〉 greater than or equal to the number of bits of the data type or a negative＜bit No．\(>\) will cause an illegal operand value trap condition．

Trap conditions：Addressing traps，Illegal Operand Value

Data status bits：transferred bit \(=0->Z\)

\section*{Example：}

Store bit zero of \(R 4\) in bit 4 of local byte variable FLAGS
BY4 PUTBI B．FLAGS， 4

\section*{10．29 Clear bit}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Format：} & \multicolumn{3}{|l|}{t CLEBI＜operand／w／t＞，＜bit No．／r／BY＞} \\
\hline & \[
\begin{aligned}
& \text { mbly } \\
& \text { tion }
\end{aligned}
\] & Name & Hex code & Octal code \\
\hline BY & CLEBI & byte clear bit & OFE7DH & 177175B \\
\hline H & CLEBI & halfword clear bit & OFE7EH & 177176B \\
\hline W & CLEBI & word clear bit & OFE7FH & 177177B \\
\hline
\end{tabular}

Operation： \(0->\) bit＜bit No．〉 of＜operand＞

\section*{Description：}

The specified bit of a BY， H ，or W ＜operand＞is cleared．A＜bit No．〉 greater than or equal to the number of bits of the data type or a negative＜bit No．〉 will cause an illegal operand value trap condition．

Trap conditions：Addressing traps，Illegal Operand Value

Data status bits： 1 －＞ Z

\section*{Example：}

Clear bit \(N\) of word register R1
W CLEBI R1，N
Fcrmat: \(\quad t\) SETBI <operand/w/t>,<bit No./r/BY>
\begin{tabular}{lllll}
\begin{tabular}{ll} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY & SETBI & byte set bit & & OFE8OH
\end{tabular}
```

Operation: 1 -> bit <bit No.> of <operand>

```

\section*{Description:}

The specified bit of a BY, H, or W <operand> is set. A <bit No.> greater than or equal to the number of bits of the data type or a negative <bit No.〉 will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: All cleared

\section*{Example:}

Set bit FAILURE in word argument EXCEPTIONS on the alternative domain W SETBI ALT(IND(B.EXCEPTIONS)), FAILURE

\section*{10．31 Get bit field}
\begin{tabular}{llll}
\begin{tabular}{l} 
Format： \\
size／r／BY〉
\end{tabular} & tn GETBF & 〈operand／r／t〉，〈bit No．／r／BY〉，＜field \\
Assembly & & Hex & Octal \\
notation & Name & & code
\end{tabular}

Operation：specified bit field \(\rightarrow R n\)

\section*{Description：}

Bit 0 to 〈field size〉－1 of the specified register is loaded with the specified bit field．In the＜operand＞，the bit field is composed of the＜bit No．〉 bit and as many higher numbered bits as necessary to obtain a field size of＜field size〉 bits．（See the section on data types in memory for an explanation of bit numbers within data types．） The 〈operand＞may have \(B Y, H\) ，or \(W\) as the data type．＜bit No．〉 and ＜field size＞are interpreted as signed byte integers．

An illegal operand value trap condition is caused if 〈bit No．〉 is negative，if 〈field size〉 is zero or negative，or if 〈bit No．〉 or 〈bit No．〉＋〈field size〉 is greater than the number of bits in the data type．

The upper bits of the register are zero filled．

Trap conditions：Addressing traps，Illegal Operand Value

\section*{Data status bits：}
```

bit field = 0 -> Z
bit field.leftmost bit -> S

```

\section*{Example：}

Load R2 with a field consisting of bits 11 to 18 of the word variable 16 bytes away from the current \(R\) register

W2 GETBF R．16，11， 8

\subsection*{10.32 Put bit field}

Format：\(\quad\) tn PUTBF＜operand／w／t〉，〈bit no／r／BY〉，〈field
size／r／BY＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BYn PUTBF & byte put bit field & & \\
Hn PUTBF & halfword put bit field & \(0 F D E C H+(n-1)\) & \(176754 B+(n-1)\) \\
Wn PUTBF & word put bit field & \(0 F D F H+(n-1)\) & \(176760 B+(n-1)\) \\
\end{tabular}

Operation： \(\mathrm{Rn}->\) specified bit field

\section*{Description：}

The contents of bit 0 to 〈field size〉－ 1 of the specified register are stored in the specified bit field of the operand．In the ＜operand〉，the bit field is composed of the 〈bit No．〉 bit and as many higher numbered bits as necessary to obtain a field size of＜field size＞bits．（See the section on data types in memory for an explanation of bit numbers within data types．）The＜operand＞may have \(B Y, H\) ，or \(W\) as the data type．〈bit No．〉 and 〈field size〉 are interpreted as signed byte integers．

An illegal operand value trap condition is caused if 〈bit No．〉 is negative，if 〈field size〉 is zero or negative，or if 〈bit No．〉 or 〈bit No．〉＋〈field size〉 is greater than the number of bits in the data type．

Trap conditions：Addressing traps，Illegal Operand Value

Data status bits：
```

bit field = 0 -> Z
bit field.leftmost bit -> S

```

\section*{Example：}

Put the 8 lower bits of R 2 into the the record variable FLAGSET from bit ERRFLAGS and up

W2 PUTBF R．FLAGSET，ERRFLAGS， 8

\section*{10．33 Floating point remainder}


\section*{Operation：}
```

remainder of \langlex\rangle/\langley\rangle in float format -> Rn
integer part of \langlex\rangle/\langley\rangle in float format -> \langleq\rangle

```

\section*{Description：}

The value of the 〈 x 〉 operand is divided by the value of the 〈 y\(\rangle\) operand and the integer part of the quotient in float format stored in ＜q＞．The remainder of the quotient in float format is loaded into the specified register．

Trap conditions： \(\begin{gathered}\text { Addressing traps，} \\ \text { Underflow，}\end{gathered} \underset{\text { Divide }}{ }\) Fy Zero

\section*{Data status bits：}
```

remainder = 0 -> Z
remainder.signbit -> S
floating underflow -> FU
floating overflow -> FO
〈y\rangle= 0 -> DZ

```

\section*{Example：}

Divide record variables EXPENSES with AMOUNT giving UNITCOST and a remainder in F 2

F2 REM R．EXPENSES，R．AMOUNT，R．UNITCOST

\subsection*{10.34 Integer part}
Format: \(\quad\) tn \(\operatorname{INT}\langle x / r / t\rangle\)
\begin{tabular}{llll} 
Assembly & Hex & Octal \\
notation & Name & code & code \\
\hline
\end{tabular}

Fn INT float integer part \(\quad 0 F E 60 H+(n-1) \quad 177140 B+(n-1)\)
Dn INT double float integer part OFE64H+(n-1) 177144B+(n-1)

Operation: truncated integer part of \(\langle x\rangle\) in float format -\(\rangle \mathrm{Rn}\)

\section*{Description:}

The truncated integer part of the \(\langle x\rangle\) operand is calculated and loaded into the specified floating register in float format. No rounding is performed.

Trap conditions: Addressing traps

\section*{Data status bits:}
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example:}

Load F4 with the integer part of EXACT
F4 INT EXACT

\subsection*{10.35 Integer part with rounding}
Format: \(\quad\) tn INTR \(\langle x / r / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{ll} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn INTR & \begin{tabular}{l} 
float integer part \\
with rounding \\
double float integer part \\
with rounding
\end{tabular} & OFE6CH+(n-1) & \(177154 \mathrm{~B}+(\mathrm{n}-1)\) \\
Dn INTR & \begin{tabular}{l} 
OFE68H+(n-1)
\end{tabular} & \(177150 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

Operation: rounded integer part of \(\langle x\rangle\) in float format \(\rightarrow\) Rn

\section*{Description:}

The rounded integer part of the \(\langle x\rangle\) operand is calculated and 1

\subsection*{10.36 AMODB - Integer modulo ('87 extension)}

Format: tn AMODB <opernad1/r/t>, <operand2/r/t>
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BYn AMODB : & byte integer modulo & & \\
Hn AMODB : halfword integer modulo & FFBCH & \(177674 \mathrm{~B}+\mathrm{n}-1\) \\
Wn AMODB : word integer modulo & FFCOH & \(177700 \mathrm{~B}+\mathrm{n}-1\) \\
\end{tabular}

Operation:
```

<operand1> - (<operand1> div <operand2>) * <operand2> -> Res
if
res = 0 then 0 -> result
elseif
sign(res) >< sign(<operand2>) then res+<operand2> -> result
else
res -> result
endif

```

\section*{Description:}

The specified register is loaded corresponding to the SIMULA IMOD definition. The function applies to integer operands only.

Trap Condition: Divide by zero
Data Status Bits:
result \(=0 \quad \rightarrow 7 Z\)
result.signbit \(\rightarrow\) S

\section*{10．37 ENTIER－SIMULA Entier function（＇ 87 extension）}

Format：t ENTIER 〈source／r／t1〉，〈destination／w／w〉
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline F ENTIER & float entier & FDC7H & 176707 B \\
D ENTIER & double float entier & FDC8H & 176710 B
\end{tabular}

\section*{Operation：}
```

if int(source) > source then
int(source) - 1 -> destination
else
int(source) -> destination
endif

```

\section*{Description：}

The function calculates the integer part of the source in accordance to the SIMULA Entier definition and stores it as a 32 bit integer in the destination．

\section*{Data Status Bits：}
\[
\begin{array}{ll}
\text { result }=0 & -> \\
\text { Z } \\
\text { result>.signbit } & ->S \\
\text { integer overflow } & ->0
\end{array}
\]
-

0

0

\section*{11 ARITHMETICAL INSTRUCTIONS}

\section*{11．1 Add}
\begin{tabular}{|c|c|c|c|}
\hline Format： & \(\mathrm{tn}+\langle\) addend／r／t＞ & & \\
\hline Assembly notation & Name & Hex code & Octal code \\
\hline BYn＋ & byte add & OFC3 \(34 \mathrm{H}+(\mathrm{n}-1)\) & \(176064 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline \(\mathrm{Hn}+\) & halfword add & \(0 \mathrm{FC} 38 \mathrm{H}+(\mathrm{n}-1)\) & \(176070 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Wn＋ & word add & \(054 \mathrm{H}+(\mathrm{n}-1)\) & \(124 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline \(\mathrm{Fn}+\) & floating add & \(058 \mathrm{H}+(\mathrm{n}-1)\) & \(130 \mathrm{C}+(\mathrm{n}-1)\) \\
\hline Dn＋ & double float add & \(05 \mathrm{CH}+(\mathrm{n}-1)\) & \(134 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

Operation： \(\mathrm{Rn}+\langle\) addend〉 -\(\rangle \mathrm{Rn}\)

\section*{Description：}

The 〈addend〉 operand is added to the contents of the specified register．The carry bit is set if a carry occurs from the sign bit position of the adder，otherwise it is reset．For overflow，see the section on arithmetical traps．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

\section*{Data status bits：}
```

sum.signbit -> S
sum = 0 -> Z
0 -> 0 (float)
overflow -> 0
carry from most significant bit -> C (integer)
floating underflow -> FU
floating overflow -> FO

```

\section*{Example：}

Add byte argument FIFTHARG to R3
BY3＋IND（B．FIFTHARG）

\section*{11．2 Subtract}
Format：tn－〈subtrahend／r／t〉
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BYn－ & byte subtract & & \\
Hn－ & halfword subtract & \(0 F C 3 C H+(n-1)\) & \(176074 \mathrm{~B}+(\mathrm{n}-1)\) \\
Wn－ & word subtract & \(0 \mathrm{FC} 40 \mathrm{H}+(\mathrm{n}-1)\) & \(176100 \mathrm{~B}+(\mathrm{n}-1)\) \\
Fn - & float subtract & \(060 \mathrm{H}+(\mathrm{n}-1)\) & \(140 \mathrm{~B}+\mathrm{n}-1)\) \\
Dn - & double float subtract & \(064 \mathrm{H}+(\mathrm{n}-1)\) & \(144 \mathrm{~B}+(\mathrm{n}-1)\) \\
D & \(068 \mathrm{H}+(\mathrm{n}-1)\) & \(150 \mathrm{~B}+(\mathrm{n}-1)\)
\end{tabular}

Operation：Rn－〈subtrahend〉－＞Rn

\section*{Description：}

The＜subtrahend＞operand is subtracted from the contents of the specified register．The same rules as for ADD apply for the setting of the carry bit．For overflow，see section on arithmetical traps．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

Data status bits：
```

difference = 0 -> Z
difference.signbit -> S
overflow -> 0
carry from the most significant bit -> C (integer)
floating underflow -> FU
floating overflow -> FO

```

Example：
Subtract the contents of register F1 from the contents of register F4
F4-F1

\subsection*{11.3 Multiply}

Format: \(\quad\) tn * <multiplier/r/t>
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BYn * & byte multiply & & \\
Hn * & halfword multiply & \(0 F C 44 \mathrm{H}+(\mathrm{n}-1)\) & \(176104 \mathrm{~B}+(\mathrm{n}-1)\) \\
Wn * & word multiply & \(0 \mathrm{FC} 48 \mathrm{H}+(\mathrm{n}-1)\) & \(176110 \mathrm{~B}+(\mathrm{n}-1)\) \\
\(\mathrm{Fn} *\) & floating multiply & \(06 \mathrm{CH}+(\mathrm{n}-1)\) & \(154 \mathrm{~B}+(\mathrm{n}-1)\) \\
Dn * & double float multiply & \(070 \mathrm{H}+(\mathrm{n}-1)\) & \(160 \mathrm{~B}+(\mathrm{n}-1)\) \\
\end{tabular}

Operation: \(\quad \mathrm{Rn}{ }^{*}\langle m u l t i p l i e r\rangle->R n\)

\section*{Description:}

The <multiplier> operand is multiplied by the contents of the specified register and the product is stored in this register. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

\section*{Data status bits:}
```

product = 0 -> Z
product.signbit -> S
overflow -> 0
floating underflow -> FU
floating overflow -> FO

```

\section*{Example:}

Multiply halfword register R2 by 5
H2 * 5

\section*{11．4 Divide}

Format：\(\quad\) tn／〈divisor／r／t〉
\begin{tabular}{|c|c|c|c|}
\hline Assembly notation & Name & Hex code & Octal code \\
\hline BYn／ & byte divide & OFC4CH＋（n－1） & \(176114 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Hn ／ & halfword divide & \(0 \mathrm{FC} 50 \mathrm{H}+(\mathrm{n}-1)\) & \(176120 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Wn／ & word divide & \(078 \mathrm{H}+(\mathrm{n}-1)\) & \(170 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Fn／ & float divide & \(07 \mathrm{CH}+(\mathrm{n}-1)\) & \(174 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Dn／ & double float divide & OE8H＋（n－1） & \(350 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

Operation： \(\mathrm{Rn} /\) 〈divisor〉－＞Rn

\section*{Description：}

The contents of the specified register are divided by the＜divisor＞ operand．The quotient is left in the same register．In integer division the remainder（unless it is zero）has the same sign as the register contents，i．e．the quotient is truncated towards 0 ．Integer overflow occurs if and only if the largest possible negative integer is divided by -1 ．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow，Divide by Zero

Data status bits：
```

quotient = 0 -> Z
quotient.signbit -> S
overflow -> 0
floating underflow-> FU
floating overflow -> FO
divisor = 0 -> DZ

```

\section*{Example：}

Divide float register A3 by the R4th element of argument ARR
F3／IND（B．ARR）（R4）

\section*{11．5 Add two operands}

Format：\(\quad t\) ADD2 \(\langle a / r w / t\rangle,\langle b / r / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY ADD2 & byte add two operands & OFC17H & 176027 B \\
H ADD2 & halfword add two operands & OFC54H & 176124 B \\
W ADD2 & word add two operands & 053H & 123 B \\
F ADD2 & float add two operands & OFC56H & 176126 B \\
D ADD2 & double float add two operands & OFC57H & 176127 B
\end{tabular}

Operation：\(\langle\mathrm{a}\rangle+\langle\mathrm{b}\rangle-\rangle\langle\mathrm{a}\rangle\)

\section*{Description：}

The 〈b〉 operand is added to the 〈a〉 operand and the result is put in the 〈a〉 operand．The operands are assumed to have the same data type （see section 7.3 on page 75）．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

\section*{Data status bits：}
```

result = 0 -> Z
result.signbit -> S
overflow -> 0
carry from most significant bit -> C (integer)
floating underflow
-> FU
floating overflow -> FO

```

\section*{Example：}

Add float argument X2 to argument X1
F ADD2 \(\operatorname{IND}(\mathrm{B} . \mathrm{X} 1), \operatorname{IND}(\mathrm{B} . \mathrm{X} 2)\)

\section*{11．6 Subtract two operands}

Format：\(\quad t\) SUB2 \(\langle a / r w / t\rangle,\langle b / r / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY SUB2 & byte subtract two operands & OFC58H & 176130 B \\
H SUB2 & halfword subtract two operands & OFC59H & 176131 B \\
W SUB2 & word subtract two operands & OEOH & 340 B \\
F SUB2 & float subtract two operands & OFC5BH & 176133 B \\
D SUB2 & double float subtract two operands & OFC5CH & 176134 B
\end{tabular}
```

Operation: 〈a\rangle - 〈b\rangle -> \langlea\rangle

```

\section*{Description：}

The 〈b＞operand is subtracted from the 〈a〉 operand and the result is put in the 〈a〉 operand．The operands are assumed to have the same data type（see section 7.3 on page 75）．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

\section*{Data status bits：}
```

difference = 0 -> Z
difference.signbit -> S
overflow -> 0
carry from most significant bit -> C (integer)
floating underflow -> FU
floating overflow -> FO

```

\section*{Example：}

Subtract 4 from the R3rd element of the byte array whose descriptor is the global VALUES

BY SUB2 DESC（VALUES）（R3）， 4

\section*{11．7 Multiply two operands}

Format：\(\quad t\) MUL2 \(\langle a / r / t\rangle,\langle b / r / t\rangle,\langle c / w / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline & & & \\
BY MUL2 & byte multiply two operands & OFC5DH & 176135B \\
H MUL2 & halfword multiply two operands & OFC5EH & 176136B \\
W MUL2 & word multiply two operands & OFC5FH & 176137B \\
F MUL2 & float multiply two operands & OFC60H & 176140 B \\
D MUL2 & double float multiply two operands & OFC61H & 176141 B
\end{tabular}

Operation：\(\langle a\rangle *\langle b\rangle-\rangle\langle a\rangle\)

\section*{Description：}

The 〈a〉 operand is multiplied by the 〈b〉 operand and the product is stored in the 〈a〉 operand．Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

Data status bits：
```

    product = 0 -> Z
    product.signbit -> S
    overflow -> 0
    floating underflow -> FU
    floating overflow -> FO
    ```

\section*{Example：}

Multiply the argument double float PROD on the alternative domain with the contents of D4

D MUL2 ALT（B．PROD），D4

\section*{11．10 Subtract three operands}

Format：\(\quad t\) SUB3 \(\langle a / r / t\rangle,\langle b / r / t\rangle,\langle c / w / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY SUB3 & byte subtract three operands & OFC6CH & 176154B \\
H SUB3 & halfword subtract three operands & OFC6DH & 176155B \\
W SUB3 & word subtract three operands & OFC6EH & 176156B \\
F SUB3 & float subtract three operands & OFC6FH & 176157B \\
D SUB3 & double float subtract three operands & OFC7OH & 176160B
\end{tabular}

Operation：\(\langle a\rangle-\langle b\rangle-\rangle\langle c\rangle\)

\section*{Description：}

The 〈b〉 operand is subtracted from the 〈a＞operand and the result is stored in the 〈c＞operand．The operands are assumed to have the same data type（see section 7.3 on page 75 ）．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

Data status bits：
```

difference = 0 -> Z
difference.signbit -> S
overflow -> 0
carry from most significant bit -> C (integer)
floating underflow -> FU
floating overflow -> FO

```

\section*{Example：}

Store the difference between byte arguments X1 and X2 in local variable DIFF

B SUB3 \(\operatorname{IND}(\mathrm{B} . \mathrm{X} 1)\) ， \(\operatorname{IND}(\mathrm{B} \cdot \mathrm{X} 2), \mathrm{B} \cdot \mathrm{DIFF}\)

\section*{11．9 Add three operands}

Format：\(\quad t\) ADD3 \(\langle a / r / t\rangle,\langle b / r / t\rangle,\langle c / w / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY ADD3 & byte add three operands & OFC67H & 176147B \\
H & ADD3 & halfword add three operands & OFC68H
\end{tabular} 176150 B

Operation：\(\langle a\rangle+\langle b\rangle-\rangle\langle c\rangle\)

\section*{Description：}

The 〈a＞operand is added to the 〈b＞operand and the result is stored in the 〈c＞operand．The operands are assumed to have the same data type（see section 7.3 on page 75 ）．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

\section*{Data status bits：}
```

sum = 0 -> Z
sum.signbit }\quad>\textrm{S
overflow -> 0
carry from most significant bit -> C (integer)
floating underflow -> FU
floating overflow -> FO

```

\section*{Example：}

Add R1 and R2 and leave the result in R3
W ADD3 R1，R2，R3

\section*{11．8 Divide two operands}

Format：\(\quad t\) DIV2 \(\langle a / r w / t\rangle,\langle b / r / t\rangle\)
\begin{tabular}{|c|c|c|c|}
\hline Assembly notation & Name & Hex code & Octal code \\
\hline BY DIV2 & byte divide two operands & OFC62H & 176142B \\
\hline H DIV2 & halfword divide two operands & OFC63H & 1761．43B \\
\hline W DIV2 & word divide two operands & 0FC64H & 176144B \\
\hline F DIV2 & float divide two operands & 0FC65 & 176145B \\
\hline D DIV2 & double float divide two operands & 0FC66H & 176146B \\
\hline
\end{tabular}

Operation：〈a〉／〈b〉－＞〈a＞

\section*{Description：}

The 〈a＞operand is divided by the 〈b＞operand and the quotient is stored in the 〈a〉 operand．In integer division the remainder（unless it is zero）has the same sign as the 〈a〉 operand，i．e．the quotient is truncated towards zero．Integer overflow occurs if and only if the largest possible negative integer is divided by -1 ．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow，Divide by Zero

\section*{Data status bits：}
```

quotient = 0 -> Z
quotient.signbit -> S
overflow -> 0
floating underflow -> FU
floating overflow -> FO
〈b> = 0 -> DZ

```

\section*{Example：}

Divide the local float variable KVOT by the R1st element of the array on the alternative domain described by local descriptor LIST

F DIV2 B．KVOT，ALT（DESC（B．LIST）（R1））

\section*{11．11 Multiply three operands}

Format：\(\quad t \operatorname{MUL} 3\langle a / r / t\rangle,\langle b / r / t\rangle r w / t\rangle,\langle b / r / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY MUL3 & byte multiply three operands & OFC71H & 176161B \\
H MUL3 & halfword multiply three operands & OFC72H & 176162 B \\
W MUL3 & word multiply three operands & OFC73H & 176163 B \\
F MUL3 & float multiply three operands & OFC74H & 176164 B \\
D MUL3 & double float multiply three operands & OFC75H & 176165 B
\end{tabular}

Operation：\(\langle a\rangle *\langle b\rangle-\rangle\langle c\rangle\)

\section*{Description：}

The 〈a〉 operand is multiplied by the 〈b〉 operand and the product is stored in the 〈c＞operand．Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half．The operands are assumed to have the same data type（see section 7.3 on page 75 ）．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

\section*{Data status bits：}
```

    product = 0 -> Z
    product.signbit -> S
    overflow -> 0
    floating underflow -> FU
    floating overflow -> FO
    ```

\section*{Example：}

Store the product of the second and third element of the word array pointed to by R2 in the first element of the word array pointed to by R2

W MUL3 R2．2，R2．3，R2．1

\section*{11．12 Divide three operands}

Format：\(\quad t \operatorname{DIV} 3\langle a / r / t\rangle,\langle b / r / t\rangle,\langle c / w / t\rangle\)
\begin{tabular}{lll} 
Assembly \\
notation & Name
\end{tabular} \begin{tabular}{ll} 
Hex & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline
\end{tabular}

BY DIV3 byte divide three operands OFC76H 176166B
H DIV3 halfword divide three operands OFC77H 176167B
W DIV3 word divide three operands 0FC78H 176170B
F DIV3 float divide three operands OFC79H 176171B
D DIV3 double float divide three operands OFC7AH 176172B

Operation：〈a〉／〈b〉－＞〈c＞

\section*{Description：}

The 〈a＞operand is divided by the 〈b＞operand and the quotient is stored in the \(\langle c\rangle\) operand．In integer division the remainder（unless it is zero）has the same sign as the 〈a〉 operand，i．e．the quotient is truncated towards zero．Integer overflow occurs if and only if the largest possible negative integer is divided by -1 ．The operands are assumed to have the same data type（see section 7.3 on page 75）．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow，Divide by Zero

Data status bits：
```

quotient> = 0 -> Z
quotient>.signbit -> S
overflow -> 0
floating underflow -> FU
floating overflow -> FO
〈b\rangle = 0 -> DZ

```

\section*{Example：}

Divide the float value whose address is in PTR by the contents of F1， and store the quotient in record variable \(Q\)（record base in \(R\) ）

F DIV3 IND（PTR），F1，R．Q

\section*{11．13 Multiply with overflow to register}

Format：\(\quad \operatorname{tn} \operatorname{MUL} 4\langle\mathrm{a} / \mathrm{r} / \mathrm{t}\rangle,\langle\mathrm{b} / \mathrm{r} / \mathrm{t}\rangle,\langle\mathrm{c} / \mathrm{w} / \mathrm{t}\rangle\)
\begin{tabular}{lllll}
\begin{tabular}{ll} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BYn & MUL4 & byte multiply w／overflow & OFC20H＋（n－1） & \(176040 B+(n-1)\) \\
Hn & MUL4 & halfword multiply w／overflow & OFC24H＋（n－1） & \(176044 B+(n-1)\) \\
Wn & MUL4 & word multiply w／overflow & OFC28H \(+(n-1)\) & \(176050 B+(n-1)\)
\end{tabular}

Operation：\(\langle a\rangle *\langle b\rangle-\rangle\langle c\rangle\)
overflow part－＞Rn

\section*{Description：}

The 〈a〉 operand is multiplied by the 〈b〉 operand．The product is stored in the 〈c＞operand．The upper half of the double length result is stored in the specified register．The operands are assumed to have the same data type（see section 7.3 on page 75 ）．

Trap conditions：Addressing traps，Integer Overflow

\section*{Data status bits：}
\[
\begin{array}{ll}
\text { lower part of double length result }=0 & -> \\
\text { Z } \\
\text { lower part of double length result.signbit } & -> \\
\text { overflow } &
\end{array}
\]

\section*{Example：}

Multiply word arguments M and N and store product in local TEMP and the overflow in R1
```

W1 MUL4 IND（B．M），IND（B．N），B．TEMP

```

\section*{11．14 Divide with remainder to register（modulo）}

Format：\(\quad\) tn DIV4 \(\langle a / r / t\rangle,\langle b / r / t\rangle,\langle c / w / t\rangle\)


\section*{Operation：}
```

〈a\rangle / <b> -> <c>
remainder -> Rn

```

\section*{Description：}

The 〈a＞operand is divided by the 〈b＞operand and the quotient is stored in the 〈c〉 operand．The remainder is stored in the specified register．

Note that the register content is in compliance with ADA and SIMULA remainder．Separate testing must be done to obtain status．The operands are assumed to have the same data type（see section 7.3 on page 75）．

Trap conditions：Addressing traps，Integer Overflow，Divide by Zero

\section*{Data status bits：}
```

    quotient = 0 -> Z
    quotient.signbit -> S
    overflow -> 0
    \langleb\rangle=0 -> DZ
    ```

\section*{Example：}

Divide record variable BYTECOUNT by 4 and store the quotient in record variable WORDCOUNT put the remainder in R2

BY2 DIV4 R．BYTECOUNT，4，WORDCOUNT

\section*{11．15 Unsigned multiply with overflow to register}

Format：\(\quad\) Un UMUL \(\langle a / r / t\rangle,\langle b / r / t\rangle,\langle c / w / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{lll} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline \multirow{2}{*}{ Wn UMUL } & \multirow{2}{*}{ word unsigned multiply } & \(0 F C 80 H+(n-1)\) & \(176200 \mathrm{~B}+(\mathrm{n}-1)\)
\end{tabular}

\section*{Operation：}
```

word unsigned multiplication
〈a\rangle* 〈b> -> 〈c>
overflow part -> Rn

```

\section*{Description：}

The operands are treated as unsigned．
The 〈a＞operand is multiplied by the 〈b〉 operand and the product is stored in the 〈c＞operand．The upper half of the double length result is stored in the specified register．Byte and halfword integer constants are sign extended and the result of the sign extension is treated unsigned．Integer overflow occurs when the upper part is different from zero．

Trap conditions：Addressing traps，Integer Overflow

Data status bits：
```

product = 0 -> Z
product.signbit -> S
overflow -> 0

```

\section*{Example：}

Multiply local variable LEASTX by local LEASTY storing the result in R2 with the upper half of the result in R1

W1 UMUL B．LEASTX，B．LEASTY，R2

\section*{11．16 Unsigned divide}

Format：\(\quad\) Un UDIV \(\langle a / r / t\rangle,\langle b / r / t\rangle,\langle c / w / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline \multirow{2}{*}{ Wn UDIV } & word unsigned divide & \(0 F E 48 \mathrm{H}+(\mathrm{n}-1)\) & \(177110 \mathrm{~B}+(\mathrm{n}-1)\)
\end{tabular}

\section*{Operation：}
```

word unsigned division
〈a\rangle / 〈b\rangle -> 〈c>
remainder -> Rn

```

\section*{Description：}

The operands are treated as unsigned．
The 〈a〉 operand is divided by the 〈b〉 operand and the quotient is stored in the 〈c＞operand．The remainder is stored in the specified register．Byte and halfword integer constants are sign extended and the result of the sign extension is treated as unsigned．

Trap conditions：Addressing traps，Divide by Zero

\section*{Data status bits：}
```

quotient = 0 -> Z
quotient.signbit -> S
<b\rangle=0 -> DZ

```

\section*{Example：}

Divide the arguments LONG and FACT on the alternative domain （LONG／FACT）and leave the quotient in the address on the alternative domain contained in RES，and put the remainder in R3

W3 UDIV ALT（B．LONG），ALT（B．FACT），ALT（IND（RES））

\section*{11．17 Add with carry}
Format：\(\quad\) Wn ADDC 〈addend／r／t＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Wn ADDC & word add with carry & \(0 F E 40 H+(n-1)\) & \(177100 B+(n-1)\)
\end{tabular}

Operation： \(\mathrm{Rn}+\mathrm{C}+\langle\) addend〉 \(\rightarrow \mathrm{Rn}\)

\section*{Description：}

The 〈addend＞operand，the Carry bit in the status register（treated as 0 or 1）and the contents of the specified register are added and the result is stored in the specified register．This instruction is used for multiple precision arithmetic．

Trap conditions：Addressing traps，Integer Overflow

Data status bits：
```

sum = 0
-> Z
sum.signbit
-> S
integer overflow -> 0
carry from most significant bit -> C

```

Example：
Add variable MOST to R2 with carry
W2 ADDC MOST

\section*{11．18 Subtract with carry}

Format：Wn SUBC 〈subtrahend／r／t〉
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline \multirow{2}{*}{ Wn SUBC } & \multirow{2}{*}{ word subtract with carry } & \(0 \operatorname{OFE} 44 \mathrm{H}+(\mathrm{n}-1)\) & \(177104 \mathrm{~B}+(\mathrm{n}-1)\)
\end{tabular}

Operation： \(\mathrm{Rn}+\mathrm{C}-\langle\) subtrahend〉－1 \(->\mathrm{Rn}\)

\section*{Description：}

The Carry bit in the status register（treated as 0 or 1）and the one＇s complement of＜subtrahend＞are added to the contents of the specified register．The result is then stored in the specified register．This instruction is used for multiple precision arithmetic．

Trap conditions：Addressing traps，Integer Overflow

Data status bits：
```

result = 0 -> Z
result.signbit -> S
carry -> C
integer overflow -> 0

```

\section*{Example：}

Subtract 400 hexadecimal from W2 with carry
W2 SUBC 0400 H

\section*{11．19 Multiply and add}

Format：\(\quad\) tn \(\operatorname{MULAD}\langle x / r / t\rangle,\langle y / r / t\rangle\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{Assembly notation} & Name & \begin{tabular}{l}
Hex \\
code
\end{tabular} & Octal code \\
\hline BYn & MULAD & byte multiply and add & OFCE8H＋\((\mathrm{n}-1)\) & \(176350 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Hn & MULAD & halfword multiply and add & OFCECH＋（n－1） & \(176354 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Wn & MULAD & word multiply and add & \(0 \mathrm{~A} 8 \mathrm{H}+(\mathrm{n}-1)\) & \(250 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Fn & MULAD & float multiply and add & OFCFOH＋（n－1） & \(176360 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Dn & MULAD & double float multiply and & OFCF4H＋（n－1） & \(176364 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

Operation：\(\quad \operatorname{Rn} *\langle x\rangle+\langle y\rangle-\rangle R n\)

\section*{Description：}

The contents of the specified register is multiplied by the 〈x＞ operand，the 〈y〉 operand is added to the product and the result loaded into the register．

Trap conditions：Addressing traps，Integer Overflow，Floating Overflow，Floating Underflow

\section*{Data status bits：}


\section*{Example：}

Multiply halfword register \(R 2\) by 60 ，forcing byte constant，and add MINUTES

H2 MULAD 60：B，MINUTES

\subsection*{11.20 Sum of products}

Format: \(\quad\) tn \(\operatorname{PSUM}\langle x / r / t\rangle,\langle y / r / t\rangle\)
\(\left.\begin{array}{llll}\begin{array}{lll}\text { Assembly } \\ \text { notation }\end{array} & \text { Name } & \begin{array}{l}\text { Hex } \\ \text { code }\end{array} & \begin{array}{l}\text { Octal } \\ \text { code }\end{array} \\ \hline & & & \\ \text { BYn } & \text { PSUM } & \text { byte add and multiply } & 0 F C F 8 H+(n-1)\end{array}\right) 176370 B+(n-1)\)

Operation: \(\langle x\rangle *\langle y\rangle+R n-\rangle R n\)

\section*{Description:}

The 〈x> operand is multiplied by the 〈y> operand and the product is added to the contents of the specified register.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

\section*{Data status bits:}
```

result = 0 -> Z
result.signbit -> S
carry from most significant bit -> C (integer)
overflow -> 0
floating underflow -> FU
floating overflow -> FO

```

\section*{Example:}

Add local floats UNITCOST times UNITS to F4
F4 PSUM B.UNITCOST, B.UNITS
\(\bullet\)

\section*{12 MATHEMATICAL FUNCTIONS}

\section*{12．1 A to the I＇th power}

Format：tn AXI \(\langle\mathrm{a} / \mathrm{r} / \mathrm{t}\rangle,\langle\mathrm{i} / \mathrm{r} / \mathrm{W}\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn AXI & float A to the I＇th power & \(0 F C C O H+(n-1)\) & \(176300 B+(n-1)\) \\
Dn AXI & \begin{tabular}{l} 
double float A to the \\
I＇th power
\end{tabular} & \(0 F C C 4 H+(n-1)\) & \(176304 B+(n-1)\)
\end{tabular}

Operation：\(\langle a\rangle^{* *}\langle i\rangle \rightarrow \mathrm{Rn}\)

\section*{Description：}

The value of the 〈a〉 operand is raised to the power of the 〈i〉 operand．The result is loaded into the specified float or double float register．The 〈a〉 operand can be float or double float．The 〈i〉 operand is word integer．A negative value of 〈i〉 and the value of 〈a〉 equal to zero causes an illegal operand value trap condition and the result is set to the largest possible floating point number （approximately \(5.8 \mathrm{E}+76\) ）．When \(\langle\mathrm{i}\rangle\) is zero，the result is one．

Trap conditions：Addressing traps，Floating Overflow，Floating Underflow，Illegal Operand Value

Data status bits：
```

result = 0 -> Z
result.signbit -> S
floating underflow -> FU
floating overflow -> FO

```

\section*{Example：}

Load 2.0 to the STATE＇th power into F3
F3 AXI 2．0，STATE

\section*{12．2 I to the \(\mathrm{J}^{\prime}\) th power}

Format：\(\quad\) tn \(\operatorname{IXI}\langle i / r / t\rangle,\langle j / r / t\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BYn IXI & byte I to the J＇th power & \(0 F C C 8 H+(n-1)\) & \(176310 B+(n-1)\) \\
Hn IXI & halfword I to the J＇th power & \(0 F C C C H+(n-1)\) & \(176314 B+(n-1)\) \\
Wn IXI & word I to the J＇th power & \(O F C D O H+(n-1)\) & \(176320 B+(n-1)\)
\end{tabular}

Operation：\(\left.\langle i\rangle^{* *}\langle j\rangle-\right\rangle\) datatype dependent part of register

\section*{Description：}

The value of the 〈i〉 operand is raised to the power of the 〈j〉 operand．The result is loaded into the specified register．When the data type is \(B Y\) or \(H\) ，the result is loaded into the lower part of the specified register．A negative value of \(\langle j\rangle\) and a value of 〈i〉 different from 1 or -1 will give zero．A negative value of \(\langle j\rangle\) and \(a\) value of 〈i〉 equal to zero cause an illegal operand value trap condition and a zero result．

When an overflow occurs，the specified register will be loaded with the least significant part of the result from the calculation．The rest of the result is lost，while the status register flags an overflow．

Trap conditions：Addressing traps，Illegal Operand Value，Integer Overflow

Data status bits：
\[
\begin{array}{lll}
\text { result }=0 & -> & Z \\
\text { result. signbit } & -> & S \\
\text { overflow } & -> & 0
\end{array}
\]

\section*{Example：}

Load the byte register \(R 1\) with the cube of argument SIDE
```

BY1 IXI IND(B.SIDE), 3

```

\subsection*{12.3 Polynomial}

Format：tn POLY \(\langle x / r / \mathrm{t}\rangle,\langle\mathrm{m} / \mathrm{s} / \mathrm{BY}\rangle\) ，
\(\langle c m / r / t\rangle, \ldots,\langle c 1 / r / t\rangle,\langle c 0 / r / t\rangle\)
\begin{tabular}{|c|c|c|c|}
\hline Assembly notation & Name & Hex code & Octal code \\
\hline Fn POLY & floating polynomial & OFCEOH \(+(\mathrm{n}-1)\) & \(176340 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline Dn POLY & double float polynomial & \(0 \mathrm{FCE} 4 \mathrm{H}+(\mathrm{n}-1)\) & \(176344 \mathrm{~B}+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

\section*{Operation：}
\[
\left.\langle\mathrm{cm}\rangle^{*}\langle\mathrm{x}\rangle^{\mathrm{m}}+\ldots \ldots+\langle\mathrm{c} 2\rangle^{*}\langle\mathrm{x}\rangle+\langle\mathrm{c} 1\rangle^{*}\langle\mathrm{x}\rangle+\langle\mathrm{c} 0\rangle-\right\rangle_{\mathrm{Rn}}
\]

\section*{Description：}

This instruction calculates a polynomial of degree〈m．The result is loaded into the specified float or double float register．The instruction requires 〈m＞＋1 coefficients．〈m＞must always be a positive constant less than 256，otherwise an illegal operand specifier trap condition occurs．

If floating overflow or underflow occurs，the trap will not have any effect until the instruction has completed execution，even if the trap condition occurred at an intermediate step．The Z and S bits reflect the final result．

Trap conditions：Addressing traps，Floating Overflow，Floating Underflow，Illegal Operand Specifier

Data status bits：
```

result = 0 -> Z
result.signbit -> S
floating underflow -> FU
floating overflow -> FO

```

\section*{Example：}

Calculate the expression \(A * X^{* * 2}+B * X+C\) and leave the result in F3．A，B and C are constants

F3 POLY X，2，A，B，C

\subsection*{12.4 Square root}

Format: tn SQRT <argument/r/t>
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline & & & \\
Fn & SQRT & float square root & \\
Dn & SQRT & double float square root & \(0 F C D 4 H+(n-1)\) \\
OFCD8H \(+(n-1)\) & \(176324 B+(n-1)\) & \(176330 B+(n-1)\)
\end{tabular}

Operation: sqrt(<argument>) \(\rightarrow\) Rn

\section*{Description:}

The square root of the argument is calculated and the result is loaded into the specified float or double float register. A negative argument is illegal and will give a result of zero and cause an invalid operation trap condition.

Trap conditions: Addressing traps, InValid Operation

Data status bits: result \(=0->Z\)

\section*{Example:}

Load double float register D1 with the square root of AREA
D1 SQRT AREA

\section*{12．5 Sine}

Format：\(\quad\) tn SIN＜argument／r／t＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn SIN & float sine & & \\
Dn SIN & double float sine & \(0 F F 58 H+(n-1)\) & \(177530 B+(n-1)\) \\
\end{tabular}

Operation：sine（〈argument〉）\(\rightarrow \mathrm{Rn}\)

\section*{Description：}

The trigonometric sine of 〈argument〉 is loaded into the specified float or double float register．The maximum absolute value of〈argument＞is 65536.0 radians；a larger value will cause an invalid operation trap condition and the specified register will be set to zero．

Trap conditions：Addressing traps，InValid Operation

\section*{Data status bits：}
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example：}

Calculate the sine of 2 radians and load into F2

F2 SIN 2.0

\section*{12．6 Arc sine}

Format：tn ASIN＜argument／r／t＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline & & & \\
Fn ASIN & float arcsine & \(0 F F 5 C H+(n-1)\) & \(177534 B+(n-1)\) \\
Dn ASIN & double float arcsine & \(0 F F 88 H+(n-1)\) & \(177610 B+(n-1)\)
\end{tabular}

Operation：arcsine（〈argument＞）－＞Rn

\section*{Description：}

The trigonometric arcsine of 〈argument＞is loaded into the specified float or double float register．The result value gives the angle in radians，in the range \(-\mathrm{pi} / 2\) to \(\mathrm{pi} / 2\) ．〈argument＞should be in the range -1 to +1 ，otherwise an invalid operation trap condition will occur and the specified register will be set to zero．

Trap conditions：Addressing traps，InValid Operation

Data status bits：
\(\begin{array}{lll}\text { result }=0 & -> & Z \\ \text { result．signbit } & -> & S\end{array}\)

\section*{Example：}

Replace the number in F 2 with its arcsine
F2 ASIN F2

\section*{12．7 Cosine}

Format：\(\quad\) tn \(\operatorname{COS}\)＜argument／r／t＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn COS & float cosine & & \\
Dn COS & double float cosine & \(0 F F 60 H+(n-1)\) & \(177540 B+(n-1)\) \\
\end{tabular}

Operation：cosine（〈argument＞）\(->\mathrm{Rn}\)

\section*{Description：}

The trigonometric cosine of 〈argument＞is loaded into the specified float or double float register．The maximum absolute value of〈argument＞is 65536.0 radians；a larger value will cause an invalid operation trap condition and the specified register will be set to zero．

Trap conditions：Addressing traps，InValid Operation

\section*{Data status bits：}
```

    result \(=0 \quad->\mathrm{Z}\)
    result.signbit \(->\mathrm{S}\)
    ```

\section*{Example：}

Calculate the cosine of double－precision ANGLE and load into D2 D2 COS ANGLE

\section*{12．8 Arc cosine}

Format：tn ACOS＜argument／r／t＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn ACOS & float arc cosine & & \\
Dn ACOS & double float arc cosine & \(0 F F 64 H+(n-1)\) & \(177544 B+(n-1)\) \\
\end{tabular}

Operation：arccosine（〈argument＞）\(->\mathrm{Rn}\)

\section*{Description：}

The trigonometric arccosine of 〈argument〉 is loaded into the specified float or double float register．The result value gives the angle in radians in the range 0 to pi．＜argument＞should be in the range -1 to +1 ，otherwise an invalid operation trap condition will occur and the specified register is set to zero．

Trap conditions：Addressing traps，InValid Operation

Data status bits：
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example：}

Load into F 4 the arc cosine of the field FOO in the record pointed to by the \(R\) register

F4 ACOS R．FOO

\subsection*{12.9 Tangent}

Format: \(\quad\) tn TAN <argument/r/t>
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn TAN & float tangent & & \\
Dn TAN & double float tangent & \(0 F F 68 \mathrm{H}+(\mathrm{n}-1)\) & \(177550 \mathrm{~B}+(\mathrm{n}-1)\) \\
& & \(0 \mathrm{FF94H}+(\mathrm{n}-1)\) & \(177624 \mathrm{~B}+(\mathrm{n}-1)\)
\end{tabular}

\section*{Description:}

The trigonometric tangent of <argument> is loaded into the specified float or double float register. The maximum absolute value of <argument> is 65536.0 radians; a larger value will cause an invalid operation trap condition and the specified register is set to zero.

Trap conditions: Addressing traps, InValid Operation

\section*{Data status bits:}
result \(=0 \quad->\mathrm{Z}\)
result.signbit \(->\mathrm{S}\)

\section*{Example:}

Calculate the tangent of argument SPREAD and load into F4
F4 TAN SPREAD

\section*{12．10 Arc tangent}
Format：tn ATAN 〈argument／r／t＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn ATAN & float arc tangent & 0 FF6CH \(+(n-1)\) & \(177554 \mathrm{~B}+(\mathrm{n}-1)\) \\
Dn ATAN & double float arc tangent & \(0 \mathrm{FF98H}+(\mathrm{n}-1)\) & \(177630 \mathrm{~B}+(\mathrm{n}-1)\)
\end{tabular}

Operation：arctangent（〈argument＞）－＞Rn

\section*{Description：}

The trigonometric arctangent of 〈argument＞is loaded into the specified float or double float register．The result value gives the angle in radians in the range－pi／2 to pi／2．

Trap conditions：Addressing traps

\section*{Data status bits：}
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example：}

Load into F 4 the arctangent of RAY
F4 ATAN RAY

\section*{12．11 Arc tangent two argument}

Format：\(\quad\) tn ATAN2＜num／r／t〉，〈den／r／t〉
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn ATAN2 & float arctangent2 & & \\
Dn ATAN2 & double float arctangent2 & \(0 F F 70 H+(n-1)\) & \(177560 B+(n-1)\) \\
\end{tabular}

Operation：arctangent（〈num＞／＜den＞）－＞Rn

\section*{Description：}

The trigonometric arctangent of 〈num＞／〈den〉 is loaded into the specified float or double float register．The result value gives the angle in radians in the correct quadrant in the range－pi to pi．A zero value of both 〈num〉 and 〈den〉 will cause an invalid operation trap condition and the specified register will be set to zero．

Trap conditions：Addressing traps，InValid Operation

\section*{Data status bits：}
result \(=0 \quad->\mathrm{Z}\)
result．signbit－＞S

\section*{Example：}

Load into D3 the arctangent of WIDTH divided by DIST
D3 ATAN2 WIDTH，DIST

\section*{12．12 Exponential}

Format：tn EXP＜argument／r／t＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn EXP & float exponential & & \\
Dn EXP & double float exponential & OFF74H＋（n－1） & \(177564 \mathrm{BF}+(\mathrm{n}-1)\) \\
\hline
\end{tabular}

Operation：\(e^{* *}\) 〈argument＞－＞Rn

\section*{Description：}

The exponential of＜argument＞is loaded into the specified float or double float register．（ \(e=2.718281828459045 .\). ）

The maximum value of 〈argument＞is \(255^{*} \ln (2)\)（approximately 176．75）．A larger argument will cause an invalid operation trap and the specified register will be set to the largest possible floating point number （approximately \(5.8 \mathrm{E}+76\) ）．An 〈argument〉 value less than \(-255^{*} \ln (2)\) will give a result value of zero．

Trap conditions：Addressing traps，InValid Operation

Data status bits：
```

result = 0 -> Z
0 -> S

```

Example：
Load the antilogarithm of NATLOG into D1
D1 EXP NATLOG

\section*{12．13 Natural logarithm}

Format：tn ALOG 〈argument／r／t＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn ALOG & float natural logarithm \\
dn ALOG & double float nat．logarithm & \begin{tabular}{l}
\(0 F F 78 H+(n-1)\) \\
\(0 F F A 4 H+(n-1)\)
\end{tabular} & \(177570 B+(n-1)\) \\
& & &
\end{tabular}

\section*{Description：}

The natural logarithm（base e \(=2.718281828459045 \ldots\) ）of 〈argument〉 is loaded into the specified float or double float register．〈argument＞ should be positive；zero or negative values cause an invalid operation trap condition and a result of \(-5.8^{*} 10^{* *} 76\) ．

Trap conditions：Addressing traps，InValid Operation

\section*{Data status bits：}
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example：}

Load the natural logarithm of the R1th element of global array COEFF into D1

D1 ALOG COEFF（R1）

\subsection*{12.14 Binary logarithm}

Format: tn ALOG2 <argument/r/t>
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn ALOG2 & float binary logarithm & OFF7CH+(n-1) & \(177574 B+(n-1)\) \\
Dn ALOG2 & double float bin. logarithm & OFFA8H+(n-1) & \(177650 B+(n-1)\)
\end{tabular}

Operation: \(\log 2(\langle a r g u m e n t\rangle)->R n\)

\section*{Description:}

The base 2 logarithm of 〈argument> is loaded into the specified float or double float register. 〈argument> should be positive; zero or negative values cause an invalid operation trap condition and a result of \(-5.8^{*} 10^{* *} 76\).

Trap conditions: Addressing traps, InValid Operation

Data status bits:
```

result = 0 -> Z
result.signbit -> S

```

Example:
Load the binary logarithm of local variable RANGE into F1
F1 ALOG2 B.RANGE

\subsection*{12.15 Common logarithm}
Format: tn AL0G10 <argument/r/t>
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Fn ALOG10 & float common logarithm & \(0 F F 80 H+(n-1)\) & \(177600 B+(n-1)\) \\
Dn ALOG10 & double float common log. & \(0 F F A C H+(n-1)\) & \(177654 B+(n-1)\)
\end{tabular}

Operation: \(\log (\langle\) argument>) \(->\mathrm{Rn}\)

\section*{Description:}

The base 10 logarithm of 〈argument> is loaded into the specified float or double float register. 〈argument> should be positive; zero or negative values will cause an invalid operation trap condition and a result of \(-5.8^{* 10 * * 76 . ~}\)

Trap conditions: Addressing traps, InValid Operation

\section*{Data status bits:}
```

result = 0 -> Z
result.signbit -> S

```

\section*{Example:}

Load the common logarithm of BIGNUMB into F4
F4 ALOG10 BIGNUMB
-

0

0

0

\section*{13 CONTROL INSTRUCTIONS}


\section*{Description:}

Perform a jump relative to the current program counter value. GO uses a direct operand and has three formats, with a byte, halfword, or word displacement part. The displacement is signed and is found in the 1,2 or 4 bytes following the instruction code.

Trap conditions: Addressing traps, Branch Trap

Data status bits: Unaffected

Example:
Jump to BACK (Assembler will calculate displacement)
BACK :

GO BACK
```

13.2 Unconditional absolute jump
Format: JUMPG 〈address/r/W>

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| JUMPG | jump general | OB4H | 264 B |

Operation: <address> -> P

```

\section*{Description:}
```

Perform a jump to the absolute address given by the operand. JUMPG requires a general operand. The 〈address> operand may not be prefixed by the operand specifier prefix ALT.
If a descriptor range trap occurs, the next instruction to be executed is the one following the JUMPG instruction ("fall through").
Trap conditions: Addressing traps, Branch Trap, Illegal Operand Specifier
Data status bits: Unaffected

```

\section*{Example:}

Jump to the R1st address in a jump table described by CASETABLE JUMPG DESC (CASETABLE) (R1)

\section*{13．3 Conditional jump}

\section*{Formats：}
```

IF <rel> GO <<displacement>>
IF <rel> GO <bit No./r/BY>, <<displacement>>

```

\section*{Operation：}
```

if <rel> then
(P)+<<displacement>> -> P
endif

```

\section*{Description：}

A conditional jump will cause transfer of control if and only if a specified condition is true．

The condition is specified in terms of the status bits set by instructions operating on data values．If the condition indicated by the instruction is true，the sign－extended byte or halfword ＜＜displacement＞＞is added to the program counter．

Conditional jump on specified bits in the status register is possible by the second format of the instruction．In this case，the 〈rel＞ operand may be ST or－ST，and the 〈bit No．〉 operand specifies which bit in the status register to test．〈bit No．〉 has the range 0 to 29 inclusive．Other values for 〈bit No．〉 will cause an illegal operand value trap condition；no jump is performed if 〈rel〉 is ST，the jump is performed if 〈rel〉 is－ST．

Magnitude tests are only meaningful after compare and subtract instructions，as carry is reset in load instructions．IF \(\gg=G O\) and IF＜＜GO may be used as explicit tests on carry．

Trap conditions：Addressing traps，Branch Trap，Illegal Operand Value

Data status bits：Unaffected

In the following table all conditional jump instructions are listed with operation code，assembly notation，data status test for jumping and name．They all have conditional jump as the first part of the name；alt．is an abbreviation for alternate．
\begin{tabular}{|c|c|c|c|c|}
\hline Assembly notation & Condition & Name & Hex code & Octal code \\
\hline \(\mathrm{IF}=\mathrm{GO}\) & \(\mathrm{Z}=1\) & equal & & \\
\hline IF Z GO & & (alt. assembly notation) & & \\
\hline \(I F=G O: B\) & & & OC4H & 304B \\
\hline \(I F=G O: H\) & & & 0C5H & 305B \\
\hline IF >< GO & \(\mathrm{Z}=0\) & unequal & & \\
\hline IF -Z GO & & (alt. assembly notation) & & \\
\hline IF >< GO:B & & & 0С6H & 306B \\
\hline \(\mathrm{IF}\rangle\langle\mathrm{GO}: \mathrm{H}\) & & & 0С7H & 307B \\
\hline \(\mathrm{IF}>\mathrm{GO}\) & \(\mathrm{S}=0\) and \(\mathrm{Z}=0\) & greater signed & & \\
\hline \(\mathrm{IF}>\mathrm{GO}: \mathrm{B}\) & & & 0С8H & 310B \\
\hline \(\mathrm{IF}>\mathrm{GO}: \mathrm{H}\) & & & OC9H & 311B \\
\hline IF < GO & \(\mathrm{S}=1\) & less signed & & \\
\hline IF S GO & & (alt. assembly notation) & & \\
\hline IF < G0: \({ }^{\text {c }}\) & & & OCAH & 312B \\
\hline IF < GO:H & & & OCBH & 313B \\
\hline \(\mathrm{IF}>=\mathrm{GO}\) & \(\mathrm{S}=0\) & greater or equal signed & & \\
\hline IF -S GO & & (alt. assembly notation) & & \\
\hline \(\mathrm{IF}>=\mathrm{GO}: \mathrm{B}\) & & & OCCH & 314B \\
\hline \(\mathrm{IF}>=\mathrm{GO}: \mathrm{H}\) & & & OCDH & 315B \\
\hline IF <= GO & \(\mathrm{S}=1\) or \(\mathrm{Z}=1\) & less or equal signed & & \\
\hline IF < \(=\) GO: B & & & OCEH & 316B \\
\hline IF < \(=\mathrm{GO}: \mathrm{H}\) & & & OCFH & 317B \\
\hline IF K GO & \(\mathrm{K}=1\) & flag set & & \\
\hline IF K GO:B & & & ODOH & 320B \\
\hline IF K GO: H & & & OD1H & 321B \\
\hline IF -K GO & \(\mathrm{K}=0\) & flag reset & & \\
\hline IF -K GO:B & & & OD2H & 322B \\
\hline IF -K GO: H & & & OD3H & 323B \\
\hline IF \(\gg \mathrm{GO}\) & \(\mathrm{C}=1\) and \(\mathrm{Z}=0\) & greater magnitude & & \\
\hline IF \(\gg \mathrm{GO}: \mathrm{B}\) & & & OD4H & 324B \\
\hline IF \(\gg \mathrm{GO}: \mathrm{H}\) & & & OD5H & 325B \\
\hline \(\mathrm{IF} \gg=\mathrm{GO}\) & \(C=1\) & greater or equal magnitude & & \\
\hline IF C GO & & (alt. assembly notation) & & \\
\hline IF \(\gg=\mathrm{GO}: \mathrm{B}\) & & & OD6H & 326B \\
\hline IF \(\gg=\mathrm{GO}: \mathrm{H}\) & & & OD7H & 327B \\
\hline IF << GO & \(\mathrm{C}=0\) & less magnitude & & \\
\hline IF -C GO & & (alt. assembly notation) & & \\
\hline IF << GO: B & & & OD8H & 330B \\
\hline IF << GO:H & & & OD9H & 331B \\
\hline IF く<= GO & \(\mathrm{C}=0\) or \(\mathrm{Z}=1\) & less or equal magnitude & & \\
\hline IF <<= GO:B & & & ODAH & 332B \\
\hline IF << \(=\mathrm{GO}: \mathrm{H}\) & & & ODBH & 333B \\
\hline IF ST GO & & specified bit in status & & \\
\hline IF ST GO:B & & register set & OFC7BH & 176173B \\
\hline IF ST GO:H & & & OFD64H & 176544B \\
\hline IF -ST GO & & specified bit in status & & \\
\hline IF -ST GO:B & & register not set & OFD65H & 176545B \\
\hline IF -ST GO:H & & & OFC84H & 176204B \\
\hline
\end{tabular}

\section*{13．4 Loop with increment}

Format：\(\quad \mathrm{L}\) LOOPI 〈index／rw／t＞，〈limit／r／t＞，〈＜displacement＞＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline & BY LOOPI：B & byte loop increment & OFCDEH
\end{tabular} 176336B

Operation：if 〈index＋1〉－〈limit〉＞ 0 then address of next instruction \(->P\) else
\(P+\langle\langle d i s p l a c e m e n t\rangle\rangle-\rangle P\)
endif
〈index＞＋ 1 －＞〈index＞

\section*{Description：}

The＜index＞operand is incremented by one and compared with 〈limit〉． If it is less than or equal to＜limit〉，the signed＜＜displacement＞＞is added to the program counter；otherwise control goes to the next instruction．

Normally the LOOPI instruction will be placed at the end of the loop， with a negative＜＜displacement＞＞．The 〈＜displacement＞＞is the number of bytes from the first byte of the loop to the first byte of the LOOPI instruction．

The＜index＞and＜limit＞operands are of the same data type，which may be BY，H，W，F or D．〈＜displacement〉〉 is a byte or halfword direct operand，depending on the instruction．

Trap conditions: Addressing traps, Branch Trap

\section*{Data status bits:}
```

modified index = 0 -> Z
modified index.signbit -> S

```

\section*{Example:}

Repeat the instructions from AGAIN until local byte COUNTER reaches 100

AGAIN: .

BY LOOPI B.COUNTER, 100, AGAIN

\section*{13．5 Loop with decrement}

Format：\(\quad\) L LOOPD 〈index／rw／t〉，〈limit／r／t〉，〈＜displacement〉〉
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline BY LOOPD：B & byte loop decrement & & \\
BY LOOPD：H & byte loop decrement & OFD23H & 176443B \\
H LOOPD：B & halfword loop decrement & OFD28H & 176450 B \\
H LOOPD：H & halfword loop decrement & OFD24H & 176444 B \\
W LOOPD：B & word loop decrement & OFD29H & 176451 B \\
W LOOPD：H & word loop decrement & OFD25H & 176445B \\
F LOOPD：B & float loop decrement & OFD2AH & 176452B \\
F LOOPD：H & float loop decrement & OFD26H & 176446 B \\
D LOOPD：B & double float loop decrement & OFD2BH & 176453B \\
D LOOPD：H & double float loop decrement & OFD27H & 176447 B \\
\end{tabular}

Operation：〈index＞－1－＞〈index＞
if 〈index＞－〈limit〉＜ 0 then
address of next instruction \(->P\)
else
P＋〈〈displacement〉〉－＞P
endif

\section*{Description：}

The＜index＞operand is decremented by one and compared with＜limit＞． If it is greater than or equal to 〈limit＞，the signed＜＜displacement＞＞ is added to the program counter；otherwise control goes to the next instruction．

Normally the LOOPD instruction will be placed at the end of the loop， with a negative 〈＜displacement＞＞．〈＜displacement＞＞is the number of bytes from the first byte of the loop to the first byte of the LOOPD instruction．

The＜index＞and＜1imit＞operands are of the same data type，which may be BY，H，W，F or D．〈＜displacement＞＞is a byte or halfword direct operand，depending on the instruction．

Trap conditions: Addressing traps, Branch Trap

Data status bits:
```

modified index = 0 -> Z
modified index.signbit -> S

```

\section*{Example:}

Repeat from TOP until word register R3 is decremented to zero TOP:
-
-
W LOOPD R3, 0:W, TOP

\subsection*{13.6 Loop general}
\begin{tabular}{|c|c|c|c|}
\hline Format： & ```
LOOP 〈index/rw/t\rangle,\langlestep/r/t\rangle,
    <limit/r/t>,<<displacement>>
``` & & \\
\hline Assembly notation & Name & \begin{tabular}{l}
Hex \\
code
\end{tabular} & Octal code \\
\hline BY LOOP：B & byte loop general step & OFD2DH & 176455B \\
\hline BY LOOP：H & byte loop general step & OFD32H & 176462B \\
\hline H LOOP：B & halfword loop general step & OFD2EH & 176456B \\
\hline H LOOP：H & halfword loop general step & OFD33H & 176463B \\
\hline W LOOP：B & word loop general step & OFD2FH & 176457B \\
\hline W LOOP：H & word loop general step & OFD34H & 176464B \\
\hline F LOOP：B & float loop general step & OFD30H & 176460B \\
\hline F LOOP：H & float loop general step & OFD35H & 176465B \\
\hline D LOOP：B & double float loop general step & OFD31H & 176461B \\
\hline D LOOP：H & double float loop general step & OFD36H & 176466B \\
\hline
\end{tabular}

Operation：〈index＞＋〈step〉－＞〈index＞
```

if 〈step> > 0 and <index> - <limit> > 0
or <step> < O and <index> - <limit> < 0 then
address of next instruction -> P
else
P + 〈<displacement>> -> P
endif
if 〈step> = 0 then
illegal operand value trap condition
endif

```

\section*{Description：}

The value of the 〈step〉 operand is added to the 〈index〉 operand．If the sign of 〈index〉－〈limit〉 is equal to the sign of the 〈step〉 operand，the control goes to the next instruction．Otherwise the signed 〈＜displacement〉〉 is added to the program counter．

Normally the LOOP instruction will be placed at the end of the loop， and given a negative＜＜displacement＞＞．The＜＜displacement〉＞is the number of bytes from the first byte of the loop to the first byte of the LOOP instruction．

The 〈index〉，〈step〉 and 〈limit＞operands are of the same data type， which may be BY，H，W，F or D．〈〈displacement＞＞is a byte or halfword direct operand，depending on the instruction．

A 〈step〉 value of zero will cause an illegal operand value trap condition and execution continues at the next instruction．

Trap conditions: Addressing traps, Branch Trap, Illegal Operand Value

Data status bits:
```

modified index = 0
-> Z
modified index.signbit -> S

```

\section*{Example:}

Execute the statements from LABELL with float record variable SIZE being incremented by 3.5 for each iteration up to a maximum of 35

LABELL: .

F LOOP R.SIZE, 3.5, 35, LABELL

\section*{13．7 Call subroutine general}

Format：CALLG 〈subr．addr／r／W〉，〈no of arg／s／BY〉，〈arg1／aa／W〉，．．．，〈argn／aa／W〉
\begin{tabular}{lccc}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline CALLG & call subroutine general & OB5H & \(265 B\) \\
Operation： & & &
\end{tabular}

Calculate the effective addresses of the arguments and prepare for the entry point at 〈subr．addr．＞．
Jump to the subroutine entry point found at that address．

\section*{Description：}

Call the subroutine specified by＜subr．addr．〉．This is a general operand and it must refer to an entry point instruction．Otherwise an instruction－sequence error－trap condition occurs．

The＜no of arg＞operand must be a constant byte integer less than 256．Other data types which are not constants will cause an illegal operand specifier trap condition．

The effective addresses of the arguments in the instruction are calculated and stored for use by the entry point instruction．The arguments are always interpreted as word integers．The data－type－ dependent addressing modes（post－indexed or descriptor address code format）should be used with care，as the result will be wrong for data types other than word．〈argn＞operands of type register or constant will cause an illegal operand specifier trap condition，as neither registers nor constants have an address in data memory．The arguments may not be prefixed by the operand specifier prefix ALT．

Trap conditions：Addressing traps，Call Trap，Illegal Operand Specifier，Instruction Sequence Error

Data status bits：Unaffected

\section*{Example：}

Call PRINT with arguments UNIT，FORMAT and the local variable VALUE
CALLG PRINT，3，UNIT，FORMAT，B．VALUE

\subsection*{13.8 Call subroutine absolute}
\begin{tabular}{lllll} 
Format： & CALL & \begin{tabular}{l} 
〈〈subr．addr．〉〉，〈no of arg／s／BY〉， \\
〈arg1／aa／W〉，．．．〈argn／aa／W〉
\end{tabular} & & \\
\begin{tabular}{llll} 
Assembly \\
notation
\end{tabular} & Name & & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline CALL & call subroutine absolute & 0C3H & 303B \\
Operation： & & & &
\end{tabular}

Calculate the effective addresses of the arguments and prepare for the entry point at＜＜subr．addr．＞＞． Jump to the subroutine entry point found at that address．

\section*{Description：}

Call the subroutine specified by 〈〈subr．addr．〉〉．The subroutine address is a direct operand in the four bytes following the instruction code．It must refer to an entry point instruction， otherwise an instruction sequence error trap condition occurs．

The＜no of arg＞operand must be a constant byte integer，i．e．less than 256．Other data types which are not constants will cause an illegal operand specifier trap condition．

The effective addresses of the arguments in the instruction are calculated and stored for use by the entry point instruction．The arguments are always interpreted as word integer．The data－type－ dependent addressing modes（post－indexed or descriptor address code format）should be used with care，as the result will be incorrect for data types other than word．〈argn＞operands of type register or constant will cause an illegal operand specifier trap condition，as neither registers nor constants have an address in data memory．The arguments may not be prefixed by the operand specifier prefix ALT．

Trap conditions：Addressing traps，Call Trap，Illegal Operand

Data status bits：Unaffected
Example：
Call SUBR with the value of local word variable READONLY．Value transfer should be used with word－size data items only

CALL SUBR，1，IND（B．READONLY）

\section*{13．9 Initialize stack}

Format：INIT＜＜bottom of stack／r／W〉＞， ＜stack demand of main program／r／W〉， ＜total system stack demand／r／W〉
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline INIT & initialize stack & ODCH & 334 B
\end{tabular}

\section*{Operation：}
```

<<bottom of stack>> -> B
<<bottom of stack>> +
<total system stack demand> -> TOS
<<bottom of stack>> +
<stack demand of main program> -> B.SP
0 -> B.PREVB
0 -> B.RETA -> L

```

\section*{Description：}

The stack is initialized according to the instruction operands： The direct operand 〈＜bottom of stack〉〉 is a 4 byte absolute address， which is loaded into the \(B\) register．The B．SP location，the stack pointer，is loaded with the sum of 〈〈bottom of stack〉〉 and 〈stack demand of main program〉．〈＜bottom of stack〉〉 and 〈total system stack demand＞are added and the result is loaded into the top of stack register，TOS．PREVB and RETA are cleared．A value of 〈stack demand of main program＞greater than or equal to 〈total system stack demand＞ will cause a stack overflow trap condition．

Trap conditions：Addressing traps，Stack Overflow

Data status bits：Unaffected

\section*{Example：}

Initialize a new stack at FRAME，requiring 010000 H stack locations for the system， 01000 H for the main program

INIT FRAME， \(010000 \mathrm{H}, 01000 \mathrm{H}\)

\section*{13．10 Subroutine entry points}

\section*{Formats：}

ENTM 〈＜bottom of stack／r／W〉〉，〈stack demand of main program／r／W〉， ＜total system stack demand／r／W〉

ENTD
ENTS 〈stack demand／r／W〉
ENTSN 〈stack demand／r／W〉，〈max no．of arg．／r／W〉
ENTF＜＜address of local data area／r／W＞＞
ENTFN 〈＜address of local data area／r／W〉〉，＜max no．of arg．／r／W〉
ENTT＜trap handler main program stack demand／r／W〉， ＜total trap handler stack demand／r／W〉

ENTB 〈log size／r／BY〉

\section*{Operation：}

Perform local data area initialization depending on the type of entry point．

\section*{Description：}

The entry point instruction specifies the kind of local data area initialization performed on execution of a subroutine call instruction．This initialization includes transfer of the argument addresses to the new local data area at subroutine entry points，and saving of the current register block in the new local data area at the trap handler entry point．

Execution of an entry point instruction（except ENTT）not resulting from a subroutine call will cause an instruction sequence error trap condition．ENTT may only be executed as a result of a trap，and may not be used as an entry point by a CALL or CALLG．

The parameters to the subroutine entry point instructions may not be prefixed by the operand specifier prefix ALT．
\begin{tabular}{llrl}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & \begin{tabular}{c} 
Hex \\
code
\end{tabular} & \begin{tabular}{c} 
Octal \\
code
\end{tabular} \\
\hline ENTM & \begin{tabular}{l}
＜＜bottom of stack \(/ r / W\rangle>\), \\
＜stack demand of main program \(/ \mathrm{r} / \mathrm{W}\rangle\),
\end{tabular} & ODFH & 337 B \\
& ＜total system stack demand／r／W〉
\end{tabular}

\section*{Description：}

When the ENTM entry point is used，a new stack is initialized．A value of 〈stack demand of main program＞greater than or equal to＜total system stack demand＞will cause a stack overflow trap condition．

If ENTM is entered from another domain，TOS is not saved on the old stack，but is stored in the domain information table．Also THA，LL and HL are stored and new contents for these registers are fetched from the new domain information table．

ENTM is the only entry point that may be called from another domain．

Trap conditions：Addressing traps，Instruction Sequence Error，Stack Overflow

Initializations performed：
\begin{tabular}{|c|c|}
\hline ＜＜bottom of stack＞＞ & －＞B \\
\hline oldB & －＞B．PREVB \\
\hline TOS & －＞IND（oldB．SP） \\
\hline ＜＜bottom of stack＞＞＋ & \\
\hline ＜total system stack demand＞ & －＞TOS \\
\hline return address & \(\rightarrow\) B．RETA \(\rightarrow\) L \\
\hline ＜＜bottom of stack＞＞＋ & \\
\hline 〈stack demand of main program＞ & －＞B．SP \\
\hline number of arguments & \(\rightarrow \mathrm{B} . \mathrm{N}\) \\
\hline addresses of arguments & －＞B．arg \\
\hline
\end{tabular}
\begin{tabular}{ll}
0 & \\
0 & \(->\) B．PREVB \\
TOS，LL，HL，THA & \(\rightarrow\) B．RETA \\
TOS，LL，HL，THA entries in & \(\rightarrow\) old domain information table \\
new domain information table & \(\rightarrow\) TOS，LL，HL，THA
\end{tabular}

\section*{ENTD - enter subroutine directly}
\begin{tabular}{|c|c|c|}
\hline Assembly notation & Hex code & Octal code \\
\hline ENTD & 09CH & 234 B \\
\hline
\end{tabular}

\section*{Description:}

With ENTD as entry point, no initialization of local data area or parameter address transfer is performed. If the subroutine calls other subroutines, the \(L\) register must be saved and restored explicitly.

The call to ENTD must have zero parameters. A non-zero number of arguments will cause an instruction sequence error trap condition.

Trap conditions: Address Trap Fetch, Instruction Sequence Error

Initializations performed:
```

return address -> L

```

ENTS－enter stack subroutine
\(\left.\begin{array}{l}\begin{array}{l}\text { Assembly } \\ \text { notation }\end{array} \\ \text { ENTS 〈stack demand／r／W〉 }\end{array} \begin{array}{l}\text { Hex } \\ \text { code } \\ \text { Octal } \\ \text { code }\end{array}\right]\) OB8H 270 B

ENTSN－enter maximum number of arguments stack subroutine
\begin{tabular}{lrl}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & \begin{tabular}{c} 
Hex \\
code code
\end{tabular} \\
\hline ENTSN 〈stack demand \(/ \mathrm{r} / \mathrm{W}\rangle,\langle\max\) no．of \(\arg . / \mathbf{r} / \mathrm{W}\rangle\) & OBAH 272B
\end{tabular}

\section*{Description：}

ENTSN is similar to ENTS，but only the 〈max no．of arg．＞are transferred to the stack，the remaining ones are ignored．

Trap conditions：Addressing traps，Stack Overflow，Instruction Sequence Error

\section*{Initializations performed：}
\begin{tabular}{ll} 
B．SP & －＞B \\
oldB & －＞B．PREVB \\
return address & －＞B．RETA \(\rightarrow\) L \\
newB + 〈stackdemand〉 & －＞B．SP \\
number of arguments & －＞B．N \\
addresses of arguments & －＞B．ARG
\end{tabular}

ENTF - enter subroutine
\begin{tabular}{lrl}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & \begin{tabular}{c} 
Hex \\
code
\end{tabular} & Octal code
\end{tabular}

\section*{Description:}

Enter subroutine with fixed data area. Variables will keep their values between calls.

ENTFN - enter maximum number of arguments subroutine
\begin{tabular}{ll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & \begin{tabular}{c} 
Hex \\
code
\end{tabular} Octal \\
code
\end{tabular}

\section*{Description:}

ENTFN is similar to ENTF, but only the <max no. of arg.〉 will be transferred to the stack, the remaining ones ignored.

Trap conditions: Addressing traps, Instruction Sequence Error

Initializations performed:
```

<<address of local data area>> -> B
oldB -> B.PREVB
return address -> B.RETA -> L
oldB.SP -> B.SP
number of arguments -> B.N
addresses of arguments -> B.ARG

```

ENTT - enter trap handler
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline ENTT & \begin{tabular}{l} 
〈trap handler main program stack demand \(/ \mathrm{r} / \mathrm{W}\rangle\),
\end{tabular} & OBCH & 274 B \\
& <total trap handler stack demand \(/ \mathrm{r} / \mathrm{W}\) 〉
\end{tabular}

\section*{Description:}

ENTT is the trap handler entry point. A trap handler is called when a trap condition arises and the trap enable bit is set for the trap in question. When a trap handler routine is called, the start address is taken from a trap handler entry point vector. The THA register holds the address of this vector. The area following the trap handler vector is used as a local data area for the trap handler routine called. It has a special layout illustrated in the chapter 6 on traps.

The register block is stacked as shown in table 5 on page 15.
The instruction may start at any byte in the first word. 'Trapping \(P^{\prime}\), saved as arg1, is the address of the first byte of the instruction causing the trap.

Trap conditions: Addressing traps, Instruction Sequence Error
(No traps are handled locally.)

Figure 43 shows the layout of the data structure when entering ENTT.


Figure 43. Layout of Data Structure when entering ENTT
\begin{tabular}{lcc}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & \begin{tabular}{l} 
Hex \\
code \\
Octal \\
code
\end{tabular} \\
\hline ENTB \(\langle\) log size/r/BY〉 & OBDH \(275 B\)
\end{tabular}

\section*{Description:}

A local data area of size \(2^{* *}\langle\log\) size〉 words is allocated from the heap and the subroutine is entered. There will be a stack overflow trap if there are no elements of the specified size (or larger) available from the heap. (See section 3.3 on buddy allocation for detailed description.)

In certain combinations of ENTB and ENTS there is a danger of allocating overlapping data areas.

Trap conditions: Addressing traps, Stack Overflow, Instruction
Sequence Error

\section*{Initializations performed:}
\begin{tabular}{lll} 
address of heap element & \(\rightarrow\) B \\
oldB & \(->\) B.PREVB \\
oldB.SP & \(->\) B.SP \\
return address & \(->\) B.RETA & L \\
log size & \(->\) B.LOG \\
number of arguments & \(->\) B.N \\
addresses of arguments & \(->\) B.ARG
\end{tabular}

\subsection*{13.11 Subroutine return}
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline RET & clear flag return from subroutine & 080 H & 200B \\
RETK & set flag return from subroutine & 081 H & 201 B \\
RETD & return from direct subroutine & 082 H & 202 B \\
RETT & trap handler return & 083 H & 203 B \\
IF K RET & if flag set subroutine return & 09DH & 235 B \\
RETB & buddy subroutine return & OFE1CH & 177034 B \\
RETBK & set flag buddy subroutine return & OFE1DH & \(177035 B\)
\end{tabular}

Operation:
\begin{tabular}{|c|c|}
\hline RET: & \(0 \rightarrow\) STATUS.K B.RETA \(\rightarrow\) P \(\rightarrow\) L B.PREVB \(\rightarrow\) B \\
\hline RETK: & \(1 \rightarrow\) STATUS.K B.RETA \(\rightarrow\) P \(\rightarrow\) L B.PREVB \(\rightarrow\) B \\
\hline RETD: & L \(\rightarrow\) P \\
\hline RETT : & The register block is loaded from B.arg2.. B. arg40. OTE, TEMM, CED and CAS are loaded from the domain information table. The status register is loaded partly from B.arg18..B.arg19 and partly from the domain information \\
\hline table & \\
\hline IF K RET: & ```
If STATUS.K = 1 then
    B.RETA -> P ->> L B.PREVB ->> B
endif
``` \\
\hline RETB: & Local data area released to heap 0 -> STATUS.K B.RETA \(\rightarrow\) P \(\rightarrow\) L B.PREVB -> B \\
\hline RETBK : & \begin{tabular}{l}
Local data area released to heap \\
1 -> STATUS.K B.RETA \(\rightarrow\) P \(\rightarrow\) L B.PREVB -> B
\end{tabular} \\
\hline
\end{tabular}

Description:
RET, RETK
Return from subroutine with local data area. The new base register and return address are taken from the current local data area. RETK will set the flag bit of the status register; RET will clear it.

IF K RET
If the flag bit \(K\) is set when the IF \(K\) RET instruction is executed, a subroutine return is performed with the flag bit remaining set. Otherwise control goes to the next instruction.

RETD

Load the new program counter from the link register.

RETT
Return from the trap handler. When RETT is executed, the register block is loaded from the first part of trap-handler data area. The non-ignorable and fatal status bits are loaded from the domain information table. The OTE register is loaded from the domain information table. PREVB and RETA are not used or tested. CED of the trapped domain is compared to actual CED. If they are unequal, CED is changed back to trapped domain.

RETB, RETBK
Return from subroutine using a heap element as local data area. The local data area is released to the heap described by the variables pointed at by the TOS register. (See section about heap management for further explanation.)

Trap conditions: Addressing traps, Stack Underflow, Branch Trap

Data status bits: Unaffected

The programmer must ensure that the appropriate return instruction is executed. Subroutines entered through an ENTS, ENTSN, ENTF or ENTFN instruction should be left through a RET, RETK or IF K RET instruction. ENTD routines should be left through RETD, ENTT routines through RETT, ENTB routines through RETB or RETBK.

If B.PREVB or B.RETA is zero, the RET, RETK and IF K RET instructions will compare CAD from DIT of calling domain to CED. If they are equal, a stack underflow trap condition occurs. If CAD from DIT of calling domain is not equal to CED, the current domain is changed back to CAD from DIT of calling domain, and the \(B, P\), and CAD registers are loaded from the new domain information table. The TOS, HL, LL and THA values are loaded from the new domain information table.

RETT will compare the domain number of the trapped domain (saved in the domain information table) with the number of the current executing domain. If they are equal, RETT returns within the same domain. Otherwise RETT changes the domain to the domain number saved on the stack.
-

\section*{14 STRING INSTRUCTIONS}

\subsection*{14.1 Introduction}

The string handling instructions make special use of the I1 and I2 registers as pointers in the source and destination string respectively. I2 is also used for those instructions which have two source operands, as a pointer in the second source string.

The register contains the character number within the string, starting at zero. It is not initialized before the instruction is executed and may be set by the user to point at any character. Characters outside the range indexed by the string instruction are unaffected.

The operand in the instruction is the address of a string descriptor giving the length of the string and its start address. A DESC prefix is not allowed in the operand specifier; the descriptor addressing format is implicit in string instructions. If the ALT prefix is used, the descriptor is found in the current domain. Only the byte string is found in the alternative domain. Operands that are not strings are addressed directly and maybe prefixed by DESC.

Addressing traps may be caused by the addressing of the descriptor or by the address field in the descriptor.

\section*{CHARACTER TRANSLATION}

Some instructions refer to a translation table. The table is 256 contiguous bytes and a translation is a reference in this table which uses the byte to be translated as an index. In the instruction descriptions \(\operatorname{Tr}(\mathrm{S}(I 1))\) means that the specified element is translated via a translation table. The translation table is addressed directly, not via an implicit descriptor. If the translation table is addressed via an explicit descriptor operand, the index register is not incremented.

\section*{DATA STATUS BITS}

The data status bits \(Z\) and \(S\) and the \(K\) flag may be affected by the string operations. The data status bits not mentioned in the string instruction description are all zero after the execution of the instruction. Carry and overflow are always cleared.

The K flag always reflects the termination condition; the previous setting of the flag is lost. If a numeric argument (for example in the SFILLN instruction) is addressed via a descriptor, the descriptor addressing will not affect the \(K\) bit.

\section*{TERMINATION CONDITIONS}

Execution of an instruction may terminate for various reasons and the termination condition sets the \(K, Z\) and/or \(S\) status bits.

If the destination pointer register (I2) is incremented beyond the last element of the destination string, the termination condition is
called Destination full, implying that \(1->\) K. Execution termination for reasons other than destination full implies that \(0->\mathrm{K}\).

If the source pointer register (usually I1) is incremented beyond the last element of the source string, the termination condition is called

Each instruction gives different statuses to the \(Z\) and \(S\) bits.
After execution, I1 and I2 remain unmodified, and point to either the next element or to the element satisfying the specified condition, depending on the termination conditions. The next element is the first one not referred to by the instruction. It is the first character beyond the end of the string if the end of the string has been reached.

Source empty or Destination full implies that I1 and I2 point to the next element. conditions that terminate as a result of the condition being satisfied and instructions with will leave the I1 and I2 registers pointing to the element causing the termination.

When more than one termination condition is reached at the same time, the instruction terminates with the first one mentioned in the termination condition list of the instruction.

\section*{ADDRESSING OUTSIDE STRINGS}

If the pointer register points outside the string when the instruction starts execution, a descriptor range trap condition arises. This may occur for source strings as well as for destination strings. Addressing a string of length zero will always be outside the string.

If any string operand is addressed outside its legal range, no string elements will be examined, moved, or compared. The I1 and I2 registers are then unmodified, and a descriptor-range trap condition occurs. If a <=source=> operand or both <=source=> and <=dest=> are addressed outside the strings, the instruction will terminate with \(\mathrm{K}=0\). Addressing outside the <=dest=> string, but within the <=source=> string, will cause termination with \(\mathrm{K}=1\).

\section*{OVERLAPPING STRINGS}

Strings occupying the same locations in memory are said to be overlapping. If the source and destination operands overlap, the result will be as intended only if an element in the source string of the old contents is moved out before it is overwritten with a new value. In cases where the length of the string operands can be determined prior to start of execution, the microcode will take care of overlap; if necessary, by operating on the string elements in the reverse order.

For instructions containing a 'while' or 'until' condition, the length cannot be determined before execution has been started, and it is not possible to predict the degree of overlapping. The programmer must ensure that strings do not overlap, otherwise the results are unpredictable.
```ND-500 Reference Manual233STRING INSTRUCTIONS
```


## NOTATIONS

Instruction descriptions use the following notation:
<=operand=> : Implicit descriptor operand, i.e. the specified operand is a descriptor and the operand of the instruction is accessed via this descriptor.
:- : "is set to point at"
S(I1) : I1'st character in source string
D(I2) : I2'nd character in destination or source-2 string
tr (char) : char translated via the 〈trans table〉 operand

### 14.2 String move

| Format: |  | $t$ SMOVE <=source/r/t/I1=>, <= dest/w/t/I2=> |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | embly ation | Name | Hex <br> code | Octal code |
| BI | SMOVE | bit string move | OFD66H | 176546B |
| BY | SMOVE | byte string move | OFD67H | 176547B |
| H | SMOVE | halfword string move | OFD68H | 176550B |
| W | SMOVE | word string move | OFD69H | 176551B |
| F | SMOVE | float string move | OFD6AH | 176552B |
| D | SMOVE | double float string move | OFD6BH | 176553B |

Operation: while not end of strings do
$\mathrm{S}(\mathrm{I} 1) \rightarrow \mathrm{D}(\mathrm{I} 2), \mathrm{I} 1+1 \rightarrow \mathrm{I} 1, \mathrm{I} 2+1-\mathrm{I} 2$
enddo

## Description:

String elements are moved from the <=source=> operand to the <=dest=> operand until the end of <=source=> is reached or the <=dest=> is full.

Overlap is taken care of.

Terminating conditions:

```
outside source: K=0 I1, I2 unmodified, DR trap condition
outside dest: K=1 I1, I2 unmodified, DR trap condition
source empty: K=0 I1, I2 :- next element
dest full: K=1 I1, I2 :- next element
```


## Example:

Move the double float array whose descriptor is argument DATABLOCK to the area described by local descriptor COPY

W1 CLR; W2 CLR
D SMOVE IND(B.DATABLOCK), B.COPY

### 14.3 String move while

| Format: | BY | SMVWH | $\begin{aligned} & \text { <=source/r/ } \\ & \text { <mask/r/BY〉 } \end{aligned}$ | / |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Assembly notation | Name |  |  | Hex <br> cod | Octal code |
| BY SMVWH | byte | string | move while | OFD7 | 176562B |
| Operation: | while not end of strings |  |  |  |  |
|  | and S (I1) AND <mask> = <test> do |  |  |  |  |
|  | S | $\text { I1) }->$ | $D(I 2), \quad I 1+1$ |  |  |

## Description:

Bytes are moved from the <=source=> operand to the <=dest=> operand. When the result of a logical AND between the moved byte and the <mask> operand is equal to the value of the 〈test> operand, the moving continues until the <=source $\Rightarrow$ > operand is empty or the <=dest=> operand is full. Overlap is not taken care of.

Terminating conditions:

| outside source: | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1, I2 unmodified, DR trap condition |
| :--- | :--- | :--- | :--- | :--- |
| outside dest: | $\mathrm{K}=1$ | $\mathrm{Z}=0$ | $\mathrm{I} 1, \mathrm{I} 2$ unmodified, DR trap condition |
| different bytes: | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I 1, I2 :- differing bytes |
| source empty: | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I1, I2 :- next element |
| dest full: | $\mathrm{K}=1$ | $\mathrm{Z}=1$ | I1, I2 :- next element |

## Example:

Copy characters from INPUT to BUFFER as long as the characters are in the range 100 B to 200 B , starting at current character positions in I1 and $I 2$

BY SMVWH INPUT, BUFFER, 300B, 100B

## 14．4 String move until

| Format： | BY SMVUN | $\begin{aligned} & \text { <=source/r/B/B } \\ & \text { <mask/r/BY〉, } \end{aligned}$ | /I2=>, |  |
| :---: | :---: | :---: | :---: | :---: |
| Assembly notation | Name |  | Hex code | Octal code |
| BY SMVUN | byte strin | move until | OFD73H | 176563B |
| Operation： | while not end of strings <br> and $\mathrm{S}(\mathrm{II})$ AND＜mask＞＞\lltest＞do |  |  |  |
|  |  |  |  |  |
|  | S(I1) - | $\mathrm{D}(\mathrm{I} 2), \quad \mathrm{I} 1+$ |  |  |

## Description：

Bytes are moved from the＜＝source＝＞to the＜＝dest＝＞operand until the ＜＝source＝＞is empty，the＜＝dest＝＞is full or the result of a logical AND between the next byte to be moved and the value of the＜mask＞ operand is equal to the value of the 〈test〉 operand．Overlap is not taken care of．

The byte satisfying the until－condition is not moved．

## Terminating conditions：

| outside source： | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1，I2 unmodified，DR trap condition |
| :--- | :--- | :--- | :--- | :--- |
| outside dest： | $\mathrm{K}=1$ | $\mathrm{Z}=0$ | I1，I2 unmodified，DR trap condition |
| byte found： | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I1，I2 ：－found byte in source |
| source empty： | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1，I2 ：－next element |
| dest full： | $\mathrm{K}=1$ | $\mathrm{Z}=0$ | I1，I2 ：－next element |

## Example：

Copy characters from argument ARG on the alternative domain to the global string LINE in the current domain．An apostrophe（ASCII 47B）is interpreted as the end of the source string．

W1 CLR；W2 CLR
BY SMVUN ALT（IND（B．ARG）），LINE，177B，47B

### 14.5 String move translated



## Description:

Bytes from the <=source=> operand are translated via a translation table found at the address specified in the operand <trans table>. Translated bytes are moved from the <=source $=>$ to the <=dest=> operand until the <=source=> is empty or the <=dest=> is full. Overlap is taken care of.

Terminating conditions:

| outside source: | $\mathrm{K}=0$ | I1, I2 unmodified, DR trap condition |
| :--- | :--- | :--- | :--- |
| outside dest: | $\mathrm{K}=1$ | I1, I2 unmodified, DR trap condition |
| source empty: | $\mathrm{K}=0$ | I1, I2 :- next element |
| dest full: | $\mathrm{K}=1$ | I1, I2 :- next element |

## Example:

Convert the string CHARACTERS from EBCDIC to ASCII
W1 CLR; W2 CLR
BY SMVTR CHARACTERS, CHARACTERS, EBCDIC2ASCII

## 14．6 String move translated until

| Format： | BY SMVTU＜＝source／r／BY／I1＝＞，＜＝dest／w <br> ＜trans table／aa／BY〉 | $/ I 2=>,$ |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| BY SMVTU | byte string move translated until | OFD75H | 176565B |
| Operation： | while not end of strings |  |  |
|  | and $\operatorname{tr}(\mathrm{S}(\mathrm{I} 1))$ ）${ }^{\text {a }}$（ ASCII＂escape＂do |  |  |
|  | if $\operatorname{tr}(\mathrm{S}(\mathrm{I} 1))><$ zero then |  |  |
|  | ```tr(S(I1)) -> D(I2), I2+1 -> I2 endif``` |  |  |
|  | I1＋1－＞I1 |  |  |
|  | nddo |  |  |

## Description：

Bytes from the＜＝source＝＞operand are translated via the translation table found at the address specified in the 〈trans table〉 operand． Translated bytes are moved from＜＝source $=>$ to＜＝dest＝＞string if they are not zero．The move operation stops if the translated byte is equal to ASCII＂escape＂（01BH or 33B），the＜＝source＝＞is operand is empty， or the＜＝dest＝＞operand full．Overlap is not taken care of．

The＂escape＂character is not moved．

Terminating conditions：

| outside source： | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1，I2 unmodified，DR trap condition |
| :--- | :--- | :--- | :--- | :--- |
| outside dest： | $\mathrm{K}=1$ | $\mathrm{Z}=0$ | I1，I2 unmodified，DR trap condition |
| ＂escape＂found： $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I1，I2 ：－position of＂escape＂． |  |
| source empty： | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1，I2 ：－next element |
| dest full： | $\mathrm{K}=1$ | $\mathrm{Z}=0$ | I1，I2 ：－next element |

## Example：

Remove ASCII NULs and translate to uppercase the string described by record variable TEXT，copying it to the string described by TEXT2， starting at the current position

BY SMVTU R．TEXT，TEXT2，UPPERCASETABLE

### 14.7 String move m elements

Format: $\quad t$ SMOVN <=source/r/t/I1=>,<=dest/w/t/I2=>, 〈m/r/W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BI | SMOVN | string move m bits | OFD76H |

```
Operation: 0 -> i
    while not end of strings and i < m do
        S(I1) -> D(I2)
        I1 + 1 -> I1, I2 + 1 -> I2
        i + 1 -> i
        enddo
```


## Description:

M items are moved from the <=source=> to the <=dest=> operand, unless the end of the <=source=> operand is reached or the <=dest=> operand full. Overlap is taken care of.

## Terminating conditions:

```
outside source: K=0 Z=0 I1, I2 unmodified, DR trap condition
outside dest: K=1 Z=0 I1, I2 unmodified, DR trap condition
m items moved: K=0 Z=1 I1, I2 :- next element
source empty: K=0 Z=0 I1, I2 :- next element
dest full: K=1 Z=0 I1, I2 :- next element
```


## Example:

Copy next 64 bits from S1 to start of S2, both global descriptors
W2 CLR
BI SMOVN S1, S2, 64

### 14.8 String fill

| Format: | tn SFILL <=dest/w/t/I2=> |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| BIn SFILL | bit string fill | OFD7CH+(n-1) | $176574 \mathrm{~B}+(\mathrm{n}-1)$ |
| BYn SFILL | byte string fill | OFD80H+(n-1) | $176600 \mathrm{~B}+(\mathrm{n}-1)$ |
| Hn SFILL | halfword string fill | OFD84H+(n-1) | $176604 \mathrm{~B}+(\mathrm{n}-1)$ |
| Wn SFILL | word string fill | OFD88H+(n-1) | $176610 \mathrm{~B}+(\mathrm{n}-1)$ |
| Fn SFILL | float string fill | OFD8CH+(n-1) | $176614 \mathrm{~B}+(\mathrm{n}-1)$ |
| Dn SFILL | double float string fill | OFD90H+(n-1) | $176620 \mathrm{~B}+(\mathrm{n}-1)$ |
| Operation: | ```while not end of string do tn -> D(I2) I2 + 1 -> I2``` |  |  |
|  | enddo |  |  |

## Description:

The contents of the specified register are put into every element of the <=dest=> string starting at the element specified by the I2 register.

Terminating conditions:
outside dest: $\mathrm{K}=1 \quad \mathrm{I} 2$ unmodified, DR trap condition
string filled: K=1 I2 :- next element

## Example:

Fill the remaining characters of STRING with ASCII spaces (40B)
BY3 := 40B
BY3 SFILL STRING

### 14.9 String fill m elements



## Description:

If the number of elements in the <=dest=> string, starting at the element indicated by $I 2$, is greater than $m$, the contents of the specified register are stored in the $m$ first elements of the <=dest=> string, starting at element I2. Otherwise all elements of the <=dest=> string from I2 to the end are filled with the contents of the register.
m is unsigned.

Terminating conditions:

| outside dest: | $\mathrm{K}=1$ | $\mathrm{Z}=0$ | I2 unmodified, DR trap condition |
| :--- | :--- | :--- | :--- |
| m elements filled: | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I 2 |
| : - next element |  |  |  |
| dest full: | $\mathrm{K}=1$ | $\mathrm{Z}=0$ | I 2 |
| : - next element |  |  |  |

## Example:

Zero fill the lower 100 words of the word string described by local FI
W1 CLR; W2 CLR
W1 SFILLN B.FI, 100

## 14．10 String compare

| Format： | BY SCOMP＜＝source－1／r／B | $-2 / r /$ | I2 $=>$ |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| BY SCOMP | byte string compare | OFDACH | 176654B |
| Operation： | ```while not end of strings and S(I1) = D(I2) do I1+1 -> I1, I2+1 -> I2 enddo``` |  |  |

## Description：

Bytes from the＜＝source－1＝＞string are compared with the corresponding bytes in the＜＝source－2＝＞string until unequal bytes are found，or until the end of＜＝source－1 $\Rightarrow$＞or＜＝source－ $2 \Rightarrow$＞string is reached．When unequal bytes are found，the status bits $Z$ and $S$ and the $K$ flag will indicate the termination condition．The byte elements are considered to be unsigned values．

If both operands are addressed outside strings they will compare as ＂exact match＂．＜＝source－1＝＞addressed outside the string will compare as＂〈＝source－1＂〉 shorter than 〈＝source－2＝＞＂．〈＝source－2＝＞addressed outside the string will compare as＂＜＝source－1＝＞longer than＜＝source－ $2=>"$ ．In either case I1，I2 are unmodified and a descriptor range trap condition arises．

Terminating conditions：
both operands
outside string：$K=0 \quad \mathrm{Z}=1 \quad \mathrm{~S}=0 \mathrm{I}, \mathrm{I} 2$ unmodified， DR trap condition
exact match：$\quad \mathrm{K}=0 \quad \mathrm{Z}=1 \quad \mathrm{~S}=0 \mathrm{I} 1$ ，I2 ：－next element
source－1 longer：$K=0 \quad \mathrm{Z}=0 \quad \mathrm{~S}=0 \quad \mathrm{I} 1$, I2 ：－next element
source－2 longer：$K=0 \quad \mathrm{Z}=0 \quad \mathrm{~S}=1 \quad \mathrm{I} 1$ ，I2 ：－next element
greater byte
in source－1：$K=1 \quad \mathrm{Z}=0 \quad \mathrm{~S}=0 \quad \mathrm{I} 1$, I2 ：－differing elements
smaller byte
in source－1：$\quad \mathrm{K}=1 \quad \mathrm{Z}=0 \quad \mathrm{~S}=1 \quad \mathrm{I} 1$ ，I2 ：－differing elements

## Example：

Scan INPUTLINE and local COMMAND from the current positions until
different characters are found or end of string is reached
BY SCOMP INPUTLINE，B．COMMAND

## 14．11 String compare translated



## Description：

Translated bytes from the＜＝source－1＝＞string are compared with the corresponding translated bytes in the＜＝source－2＝＞string．This comparison continues until unequal bytes are found，or until the end of the＜＝source－1＝＞or 〈＝source－2＝＞string is reached．The byte elements are considered to be unsigned values．

If both operands are addressed outside strings they will compare as ＂exact match＂．〈＝source－1＝＞addressed outside the string will compare as＂＜＝source－1＝＞shorter than 〈＝source－2＝＞＂．〈＝source－2＝＞addressed outside the string will compare as＂＜＝source－1＝＞longer than＜＝source－ $2=>"$ ．In either case I1，I2 are unmodified and a descriptor－range trap condition arises．

## Terminating conditions：



## Example：

Scan INPUTLINE and local COMMAND from the current position until end of string or different characters，converting to uppercase

BY SCOTR INPUTLINE，B．COMMAND，UPPERCASE

## 14．12 String compare with pad

Format：BY SCOPA＜＝source－1／r／BY／I1＝＞， ＜＝source－2／r／BY／I2＝＞，〈pad／r／BY〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BY SCOPA | string compare with pad | OFDBEH | 176676B |
| Operation： | while not end of strings <br> and S（I1）$=\mathrm{D}(\mathrm{I} 2)$ do <br> I1 $+1->I 1, ~ I 2+1->I 2$ |  |  |
|  | enddo |  |  |

## Description：

Bytes from the＜＝source－1＝＞string are compared with the corresponding bytes in the＜＝source－2＝＞string until unequal bytes are found，or until the end of both strings has been reached．If the lengths of the〈＝source－1＝＞and 〈＝source－2＝＞strings are not equal，the shorter string is concatenated with a string of pad bytes．The length of the pad string is equal to the difference in length of the＜＝source－1＝＞ and the＜＝source－2＝＞string．

An operand addressed outside the string is treated as consisting of pad bytes only．Two operands both addressed outside the strings will compare as＂exact match＂．The pointer registers are unmodified．In either case a descriptor－range trap condition arises．

When unequal bytes are found，the status bits $Z$ and $S$ and the $K$ flag will indicate the termination condition．

The byte elements are considered to be unsigned values．

## Terminating conditions：

```
exact match: K=0 Z=1 S=0 I1, I2 :- next element
greater byte
    in source-1: K=1 Z=0 S=0 I1, I2 :- differing elements
smaller byte
    in source-1: K=1 Z=0 S=1 I1, I2 :- differing elements
```

Example：
Compare argument ITEM with global TABLE，padding with ASCII spaces BY SCOPA IND（B．ITEM），TABLE，2OH

## 14．13 String compare translated with pad

Format：BY SCOPT＜＝source－1／r／BY／I1＝＞，＜＝source－2／r／BY／I2 $\quad$ ，，〈trans table／aa／BY〉，〈pad／r／BY〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BY SCOPT | string compare translated with pad | OFDBFH | 176677B |

Operation：while not end of strings
and $\operatorname{tr}(S(I 1))=\operatorname{tr}(D(I 2))$ do
I1＋1 $->$ I1，$I 2+1->I 2$（see note below）
enddo

## Description：

Translated bytes from the＜＝source－1＝＞string are compared with the corresponding translated bytes in the＜＝source－2＝＞string．The comparison continues until unequal bytes are found or the ends of both strings has been reached．If the lengths of the＜＝source－1＝＞and ＜＝source－2＂＞strings are unequal，the shorter string is concatenated with a string of pad bytes．The length of the pad string is equal to the difference in length of the＜＝source－1＂＞and the＜＝source－2＝＞ string．The pad byte is also translated．

An operand addressed outside the string is treated as consisting of pad bytes only．Two operands both addressed outside the strings will be compared as an＂exact match＂．The pointer registers are unmodified． In either case，a descriptor range trap condition arises．

When unequal bytes are found，the status bits $Z$ and $S$ and the $K$ flag will indicate the termination condition．The byte elements are considered to be unsigned values．

Note：The index registers are not incremented when padding a string．

Terminating conditions：

```
exact match: K=0 Z=1 S=0 I1, I2 :- next el. or end of string
greater byte
    in source-1: K=1 Z=0 S=0 I1, I2 :- differing elements
smaller byte
    in source-1: K=1 Z=0 S=1 I1, I2 :- differing elements
```


## Example：

Compare ITEM on the alternate domain from the 10th character to LIST from the Oth character，translating to uppercase．Pad byte is zero

```
W1 := 10; W2 CLR
BY SCOPT ALT(ITEM), LIST, UPPERCASE, 0
```


### 14.14 String skip elements

| Format: | BY SSKIP <=source/r/B |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| BY SSKIP | skip elements | OFDAEH | 176656B |
| Operation: | while not end of string |  |  |
|  | and $\mathrm{S}(\mathrm{I} 1)=$ <test> do |  |  |
|  | I1 + 1 -> I1 |  |  |
|  | enddo |  |  |
|  | if $\mathrm{S}(\mathrm{I} 1)$ >> <test> then |  |  |
|  | else |  |  |
|  | $1->5$ |  |  |
|  | endif |  |  |

## Description:

Bytes in the <=source=> operand are examined one by one until an examined byte is different from the 〈test> operand or until the end of the <=source=> operand is reached. A <=source=> operand addressed outside the string will cause immediate termination with I1 unmodified and cause a descriptor range trap condition.

The byte elements are considered to be unsigned values.

## Terminating conditions:

| outside source: | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | $\mathrm{~S}==$ | I1 unmodified, DR trap condition |
| :--- | :--- | :--- | :--- | :--- |
| byte >><test> $: ~$ | $\mathrm{~K}=0$ | $\mathrm{Z}=0$ | $\mathrm{~S}=0$ | I1 :- differing element |
| byte <<<<test> $: ~$ | $\mathrm{~K}=0$ | $\mathrm{Z}=0$ | $\mathrm{~S}=1$ | I1 :- differing element |
| source empty: | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | $\mathrm{~S}=0$ | I1 :- next element |

## Example:

Skip ASCII spaces from the current character in the string described by record addressed LINE

BY SSKIP R.LINE, 32

## 14．15 String locate element

Format：$\quad t$ SLOCA＜＝source／r／t／I1＝＞，〈test／r／BI，BY〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BI | SLOCA | string locate bit |  |
| BY | SLOCA | string locate byte | OFDAFH |

Operation：while not end of string and $S(I 1)>\ll$ test＞do
$I 1+1->I 1$
enddo

## Description：

The＜＝source＝＞operand is examined element by element until an examined element is equal to the 〈test＞operand or until the end of ＜＝source＝＞operand is reached．

## Terminating conditions：

| outside source： | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I1 unmodified，DR trap condition |
| :--- | :--- | :--- | :--- |
| element＝＜test＞： | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I1 ：－found element |
| source empty： | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1 ：－next element |

## Example：

Find the next reset bit in the bit string on the alternative domain described by the record variable RESERVED

BI SLOCA ALT（R．RESERVED）， 0

## 14．16 String scan

Format：BY SSCAN＜＝source／r／BY／I1＝＞，〈mask／r／BY＞， ＜trans table／aa／BY〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BY SSCAN | string scan | OFDB1H 176661 B |  |
| Operation： | while not end of string <br> and $t r(S(I 1))$ AND 〈mask〉 <br> I1 $+1-\rangle$ I1 |  |  |

## Description：

The＜＝source＝＞operand is scanned until the result of a logical AND between the current translated byte and＜mask〉 is different from zero， or until the end of＜＝source＝＞operand is reached．

## Terminating conditions：

| outside source： | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I1 unmodified， DR trap condition |
| :--- | :--- | :--- | :--- |
| byte AND mask＞＜zero： | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1 ：－found element |
| source empty： | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I1 ：－next element |

## Example：

Skip through argument FUNCTION until a byte with one of the bits set in the mask ACTIVE，translated through the table FNTAB in the alternative domain，is encountered

BY SSCAN IND（B．FUNCTION），ACTIVE，ALT（FNTAB）

### 14.17 String span



## Description:

The <=source=> operand is examined until the result of a logical AND between the examined byte translated and the <mask> is equal to zero, or until the end of <=source=> operand is reached.

## Terminating conditions:

| outside source: <br> tr(byte) AND mask <br> = zero: | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1 unmodified, DR trap condition |
| :--- | :--- | :--- | :--- |
| source empty: | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I1 :- found element |
|  | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I1 :- next element |

## Example:

Skip the rest of a string fragment DIRECTIVE which is terminated by a character translating to zero in the local table CODETABLE

BY SSPAN DIRECTIVE, OFFH, B.CODETABLE

### 14.18 String match

| Format: | BY SMATCH | <=substring/r/BY/I1=>,<=string/r/BY/I2 |  |
| :--- | :--- | :--- | :--- |
| Assembly |  |  |  |
| notation | Name | Hex <br> code | Octal <br> code |
| BY SMATCH | string match | OFDB3H 176663B |  |

## Operation:

```
while not end of 〈=string=>
and <=substring=>><<=string=>(I2..I2 + substring.length-1) do
    \(\mathrm{I} 2+1-\mathrm{I} 2\)
enddo
if <=substring=> = <=string=>(I2..I2 + substring.length-1) then
    1 -> Z
else
    \(0->Z\)
endif
```


## Description:

The <=string=> operand is examined until either a substring equal to <=substring=> is found or the end of <=string $\Rightarrow$ > operand is reached. The I1 register is left unmodified.

A <=substring=> operand or both <=string=> and <=substring=> operands addressed outside the strings are treated as if the <=substring $\Rightarrow$ is immediately found ( $\mathrm{Z}=1$ ). A <=string $\Rightarrow$ ) operand addressed outside the string and a <=substring=> operand addressed within the string is treated as <=substring=> not found ( $Z=0$ ). Both cases will cause a descriptor-range trap condition.

## Terminating conditions:

| outside substring: | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I2 unmodified, DR trap condition |
| :--- | :--- | :--- | :--- |
| outside string: | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I2 unmodified, DR trap condition |
| substring found: | $\mathrm{K}=0$ | $\mathrm{Z}=1$ | I2 :- first matching byte |
| source empty: | $\mathrm{K}=0$ | $\mathrm{Z}=0$ | I2 :- next element |

## Example:

Set I2 to point to the next occurence of COMMA in PARAMETERS

BY SMATCH COMMA, PARAMETERS

```ND-500 Reference Manual251STRING INSTRUCTIONS
```


### 14.19 Set parity in string



## Description:

The parity bit (bit 7) in every byte in <=string=> is set according to the following values of the <mode> operand:

0 clear parity
1 set parity
2 even parity
3 odd parity
Any other value will cause an illegal operand value trap condition.

Terminating conditions: $\mathrm{K}=1$

## Example:

Set even parity in local string OUTPUT
BY SSPAR B.OUTPUT, 2

### 14.20 Check parity in string

| Format: | BY SCHPAR | 〈=string/r/BY/I1 $=>,\langle$ mode/r/BY〉 |  |
| :--- | :---: | :---: | :---: | :--- |
| Assembly <br> notation | Name | Hex | Octal |
| BY SCHPAR code | check parity in string | OFDB5H | 176665B |

Operation: 0 -> Z
while not end of string
and bit 7 of $\mathrm{S}(\mathrm{I} 1)=$ parity according to <mode> do $I 1+1-\mathrm{I} 1$
enddo
if bit 7 of $\mathrm{S}(\mathrm{I} 1)$ >< parity according to <mode> then $1 \rightarrow \mathrm{Z}$
endif

## Description:

The parity bit (bit 7) in every byte in <=string=> is checked according to the following values of the <mode> operand:

0 clear parity
1 set parity
2 even parity
3 odd parity
Any other value will cause an illegal operand value trap condition.

## Terminating conditions:

```
outside string: K=0 Z=0 I1 unmodified, DR trap condition
string empty: K=0 Z=0 I1 :- next element
parity error found: K=0 Z=1 I1 :- element with wrong parity
```


## Example:

Check that parity is set according to argument MODE in all characters in record variable BUFFER

W1 CLR
BY SCHPAR R.BUFFER, IND(B.MODE);

0

0

0

0

## 15 MISCELLANEOUS INSTRUCTIONS

## 15．1 Block move and Fill

Format：$\quad t$ BMOVE 〈source／r／t〉，〈dest／w／t〉，〈m／r／W〉

|  | mbly <br> ation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: | :---: |
| BY | BMOVE | byte block move | OFD20H | 176440B |
| H | BMOVE | halfword block move | OFE78H | 177170B |
| W | BMOVE | word block move | OFE79H | 177171B |
| F | BMOVE | float block move | OFE7AH | 177172B |
| D | BMOVE | double float block move | OFE7BH | 177173B |

Operation： $0->i$
while $i<m$ do source（i）－＞dest（i）；i＋ 1 －＞i
enddo

## Description：

〈m〉 elements are moved from the 〈source〉 to the 〈dest〉 operand．The operands are pointers to the start of the blocks．Overlap is taken care of．Constants and registers are illegal as destination operands． When a register or a constant is specified as a source operand，the destination string is filled with 〈m〉 elements equal to the value of the 〈source〉 operand．〈m〉 is unsigned．

Trap conditions：Addressing traps

Data status bits：All cleared

Terminating conditions：m elements moved

## Example：

Fill local data area of routine（excluding header）with the largest negative word value（bit pattern equivalent to float minus zero）with the intention of facilitating detection of uninitialized variables

W1 ：$=080000000 \mathrm{H}$
W BMOVE W1，B．20，AREASIZE

### 15.2 Data type conversion

| Format: | t1 t2CONV 〈source/r/t1〉, <des |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| BI BYCONV | bit to byte convert | OFD44H | 176504B |
| BI HCONV | bit to halfword convert | OFD45H | 176505B |
| BI WCONV | bit to word convert | OFD46H | 176506B |
| BI FCONV | bit to float convert | OFD47H | 176507B |
| BI DCONV | bit to double float convert | OFD48H | 176510B |
| BY BICONV | byte to bit convert | OFD49H | 176511B |
| BY HCONV | byte to halfword convert | 0 FD 4 AH | 176512B |
| BY WCONV | byte to word convert | OFD4BH | 176513B |
| BY FCONV | byte to float convert | OFD4CH | 176514B |
| BY DCONV | byte to double float convert | OFD4DH | 176515B |
| H BICONV | halfword to bit convert | OFD4EH | 176516B |
| H BYCONV | halfword to byte convert | OFD4FH | 176517B |
| H WCONV | halfword to word convert | OFD50H | 176520B |
| FCONV | halfword to float convert | OFD51H | 176521B |
| H DCONV | halfword to double float convert | OFD52H | 176522B |
| BICONV | word to bit convert | OFD53H | 176523B |
| BYCONV | word to byte convert | OFD54H | 176524B |
| HCONV | word to halfword convert | OFD55 ${ }^{\text {d }}$ | 176525B |
| FCONV | word to float convert | OFD56H | 176526B |
| W DCONV | word to double float convert | 0FD57H | 176527B |
| F BICONV | float to bit convert | OFD58H | 176530B |
| F BYCONV | float to byte convert | OFD59H | 176531B |
| F HCONV | float to halfword convert | OFD5AH | 176532B |
| F WCONV | float to word convert | OFD5BH | 176533 B |
| F DCONV | float to double float convert | OFD5CH | 176534B |
| D BICONV | double float to bit convert | OFD5DH | 176535B |
| D BYCONV | double float to byte convert | OFD5EH | 176536B |
| D HCONV | double float to halfword convert | OFD5FH | 176537B |
| D WCONV | double float to word convert | OFD60H | 176540B |
| D FCONV | double float to float convert | OFD61H | 176541B |

```
Operation: <source> type converted from t1 to t2 -> <dest>
```


## Description:

The <source> operand of type t 1 is converted to data type t 2 and the result is stored in the 〈dest〉 operand. The result is not rounded.

For integer types, conversion of shorter to a longer data type is by sign extension. Conversion of longer to shorter data types is by truncation of the most significant bits and may cause integer overflow. Conversion from float to integer may also cause integer overflow.

Conversion from bit implies that the result is zero if the bit is cleared and one if the bit is set. Conversion to bit implies that the bit is set if the source is different from zero, otherwise it is cleared.

Trap conditions: Addressing traps, Integer Overflow

## Data status bits:

```
result = 0 -> Z
result.signbit -> S
```


## Example:

Load the byte variable SHORTINT to W2 with sign extension to word BY WCONV SHORTINT, W2

15．3 Data type conversion with rounding

Format：$\quad t 1$ t2CONR 〈source／r／t1〉，〈dest／w／t2〉
$\left.\begin{array}{llll}\begin{array}{l}\text { Assembly } \\ \text { notation }\end{array} & \text { Name } & \text { Hex } & \text { code }\end{array} \begin{array}{l}\text { Octal } \\ \text { code }\end{array}\right]$

Operation：〈source＞converted from t1 to t2 with rounding－＞〈dest＞

## Description：

The＜source＞operand of type $t 1$ is converted to data type $t 2$ with the result stored in the 〈dest〉 operand．The result is rounded．

Trap conditions：Addressing traps，Integer Overflow

## Data status bits：

```
result = 0 -> Z
result.signbit -> S
```


## Example：

The R2nd value in the double－precision array described by RESULTS is rounded to the R2nd element of halfword argument ROUNDEDRESULT

D HCONR DESC（RESULTS）（R2），IND（B．ROUNDEDRESULT）（R2）

### 15.4 Load address

| Format: | tn LADDR <operand/aa |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex <br> code | Octal code |
| BIn LADDR | bit load address | OFE $20 \mathrm{H}+(\mathrm{n}-1)$ | $177040 \mathrm{~B}+(\mathrm{n}-1)$ |
| BYn LADDR | byte load address | OFE $24 \mathrm{H}+(\mathrm{n}-1)$ | $177044 \mathrm{~B}+(\mathrm{n}-1)$ |
| Hn LADDR | halfword load address | OFE28H+(n-1) | $177050 \mathrm{~B}+(\mathrm{n}-1)$ |
| Wn LADDR | word load address | OFD3CH+ $(\mathrm{n}-1)$ | $176474 \mathrm{~B}+(\mathrm{n}-1)$ |
| Fn LADDR | float load address | OFD3CH+ $(\mathrm{n}-1)$ | $176474 \mathrm{~B}+(\mathrm{n}-1)$ |
| Dn LADDR | double float load address | OFE2CH+(n-1) | $177054 \mathrm{~B}+(\mathrm{n}-1)$ |
| Operation: | addr (<operand>) $->\mathrm{Rn}$ |  |  |

## Description:

The address of the operand is loaded into the specified register. Registers and constants have no address in memory and are illegal as operands.

Formats other than $W$ are used to give the correct scaling factor if <operand> is indexed. Fn is equivalent to Wn , but may improve readability.

Trap conditions: Addressing traps

Data status bits: address $=0 \rightarrow \mathrm{Z}$

## Example:

Load the address of the R3rd element of the halfword array argument TABLE into R1

H1 LADDR B.TABLE(R3)

### 15.5 Load address into record register



Operation: addr(<operand>) -> R

## Description:

The address of the operand is loaded into the record register. Registers and constants have no address in memory and are illegal as operands.

Trap conditions: Addressing traps

Data status bits: address $=0 \quad$-> Z

## Example:

Load $R$ with the base address of the first stack frame below the current stack frame

W RLADDR IND(B.0)

### 15.6 Load address into base register

Format: $t$ BLADDR <operand/aa/t>

| Assembly |  |  |
| :--- | :--- | :--- |
| notation | Name | Hex <br> codeOctal <br> code |

BI BLADDR bit load address to B OFCB3H 176263B

BY BLADDR byte load address to B OFCBCH 176274B
H BLADDR halfword load address to B
W BLADDR word load address to B
OFD37H 176467B
OFD63H 176543B
F BLADDR float load address to B OFD63H 176543B
D BLADDR double float load address to B OFD38H 176470B

Operation: addr(<operand>) -> B

## Description:

The address of the operand is loaded into the local base register. Registers and constants have no address in memory and are illegal as operands.

Trap conditions: Addressing traps

Data status bits: address $=0 \quad$-> Z

## Example:

Load B with the address of argument NEWB
W BLADDR B. NEWB

## 15．7 Load address of multilevel chain

| Format： | Wn CHAIN＜address／aa／W〉，＜of | set／r／W＞，＜no | of levels／r／W＞ |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex <br> code | Octal code |
| Wn CHAIN | load address of multilevel chain to register | OFD6CH＋（n－1） | $176554 \mathrm{~B}+(\mathrm{n}-1)$ |
| Operation： | 〈address＞－＞Wn |  |  |
|  | for i in（1．．＜no of levels＞）do |  |  |
|  | while（ $(\mathrm{Wn})+\langle$ offset＞）$><0$ |  |  |
|  | $\left.((W n)+\langle o f f \text { set }\rangle)^{\prime}-\right\rangle W n$ |  |  |

## Description：

Follow a link＜no of levels＞steps and load the specified register with the base address of the next data element．This instruction is used by language processors for making references to variables declared in an outer procedure．〈offset〉 will usually be the B relative address of the static link（the base address of the local variables of an enclosing procedure），〈address〉 the current $B$ register value，and＜no of levels＞the difference between the current static level and the level where the variable was declared．

If the next link in the chain is zero，the operation is terminated， Wn will contain the last element in the link（pointing to a zero location）and the K flag is set．This will also cause an illegal operand value trap condition．

A negative＜no of levels〉 will cause an illegal operand value trap condition．＜no of levels〉 equal to zero will have the same effect as a LADDR instruction．

Trap conditions：Addressing traps，Illegal Operand Value

Data status bits：Last address．signbit－＞S

## Example：

Load W1 with stack base address of a procedure five static levels up， the static link is found in local variable STATLINK

W1 CHAIN B．STATLINK，STATLINK， 5

### 15.8 Load index

| Format: | tn LIND |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| BYn LIND | byte load index | OFDOCH+(n-1) | $176414 \mathrm{~B}+(\mathrm{n}-1)$ |
| Hn LIND | halfword load index | OFD1OH+(n-1) | $176420 B+(n-1)$ |
| Wn LIND | word load index | $\mathrm{OACH}+(\mathrm{n}-1)$ | $254 \mathrm{~B}+(\mathrm{n}-1)$ |
| Fn LIND | floating load index | $0 \mathrm{FFC} 8 \mathrm{H}+(\mathrm{n}-1)$ | $177710 \mathrm{~B}+(\mathrm{n}-1)$ |
| Dn LIND | double floating load index | OFFCCH $+(n-1)$ | $177714 \mathrm{~B}+(\mathrm{n}-1)$ |

```
Operation: <index> -> Rn
if <index> is less than <lower>
or <index> is greater than <upper> then
                        1->K
                            illegal index trap condition
    else
        0->K
    endif
```


## Description:

An array index value is loaded into the specified register, checking the value against the 〈lower> and <upper> bounds. If the <index> operand is less than the <lower> operand or greater than the <upper> operand, the status flag bit (K) is set and an illegal index trap condition occurs. Otherwise the K flag is reset.

Trap conditions: Addressing traps, Illegal IndeX

## Data status bits:

```
<index> = 0 -> Z
<index>.signbit -> S
```


## Example:

Load R2 with the byte value IX, with limits -10 and 10

```
BY2 LIND IX, -10, 10
```


## 15．9 Calculate index

| Format： | tn CIND 〈index／r／t〉，〈lower／r／t〉，＜upper／r／t〉 |  |  |
| :--- | :--- | :--- | :--- |
| Assembly |  | Hex <br> notation | Name |

## Description：

The address of an element in a multi－dimensional array is calculated． The range of the dimension，〈upper〉－〈lower〉＋1，is multiplied by the contents of the specified register．〈index＞is added to the product and the result loaded into the specified register．If 〈index＞ is less than the 〈lower〉 operand or greater than the＜upper〉 operand， the flag bit（ $K$ ）is set and an illegal index trap condition occurs．

Trap conditions：Addressing traps，Integer Overflow，Illegal IndeX

## Data status bits：

```
result = 0 -> Z
result.signbit = 0 -> S
overflow -> 0
```


## Example：

Assuming ARRAY is declared with limits $\operatorname{ARR}(1 . .3,5 . .10,2.9)$ ，load W1 with the address of ARR（IX1，IX2，IX3），where the indexes are local halfword variables

H1 CIND IX1，1， 3
H1 CIND IX2，5， 10
H1 CIND IX3，2， 9

```ND-500 Reference Manual265
```

MISCELLANEOUS INSTRUCTIONS

### 15.10 No operation

| Format: | NOOP |  |  |
| :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| NOOP | no operation | 003H | 003 B |
| Operation: | None |  |  |

## Description:

The no operation instruction may be used for deleting code from a program or to leave open space for later modifications.

Trap conditions: None

Data status bits: Unaffected

## Example:

NOOP

### 15.11 Set flag



### 15.12 Clear flag



## 15．13 Get buddy element

| Format： | Wn GETB | 〈log size／r／BY〉 |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |  |
| Wn GETB | get buddy element from heap | OFE4CH＋（n－1） | $177114 \mathrm{~B}+(\mathrm{n}-1)$ |  |
| Operation： | Allocates element of size <br> Address of element $->$ Wn |  | siog size〉 | words |

## Description：

Allocate an element of size $2^{* *}\langle 10 g$ size〉 words from the heap．
If an element of the given size is available，it is removed from the freelist and its address is returned to the specified register． Otherwise the list is examined for larger elements．If none are available，a stack overflow trap condition occurs．If a larger element is found，it is removed from its freelist and chopped into halves until an element of the desired size can be allocated．The other half of the chopped element（s）will be added to the appropriate freelists．

The administration of the heap is described in section 3．3．When executing the GETB instruction，the TOS register must point to the variables describing the heap．

Trap conditions：Addressing traps，Stack Overflow

Data status bits：Unaffected

## Example：

Allocate a 64 word data block from the heap，leaving its address in W3 W3 GETB 6

## 15．14 Free buddy element

| Format： | FREEB＜log size／r／BY〉，＜element／s／W〉 |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| FREEB | free buddy | OFDB6H | 176666B |

## Description：

The specified＜element＞is appended to the appropriate freelist of the heap．Elements are not combined；this may be done by a trap handler for the stack overflow condition．

The administration of the heap is described in section 3．3．When executing the FREEB instruction，the TOS register must point to the variables describing the heap．

Write access to the 〈element＞is required，but if 〈element＞is addressed with a DESC prefix，the index register is not updated．

Trap conditions：Addressing traps

Data status bits：Unaffected

## Example：

Release string LINE of length 128 bytes to heap（LINE is a descriptor） FREEB 5，IND（LINE）

## 15．15 PLCCN－Convert PLANC descriptor to ND－500 descriptor（＇ 87 extension）

Format：W PLCCN 〈source／r／W〉，〈destination／w／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| W PLCCN | convert to ND－500 descriptor | FFFDH | 177775B |
| Operation： | $(u-1+1) \rightarrow \mathrm{N}$ <br> $\mathrm{a}+1 \rightarrow \mathrm{~A}$ |  |  |
|  |  |  |  |

## Description：

A PLANC descriptor is converted to an ND－500 descriptor．

The descriptors are as shown below：
Planc descriptor ND－500 descriptor

| address | （a） |
| :--- | :--- |
| lower | （1） |
| upper | （u） |


| Number of elements（ N ） |  |
| :--- | :--- |
| Address | （A） |

Data Status Bits：

$$
\begin{array}{ll}
\text { Number of elements =0 } & \rightarrow \mathrm{Z} \\
\text { Signbit } & \rightarrow \mathrm{S}
\end{array}
$$

## 15．16 NCPLC－Convert ND－500 descriptor to PLANC descriptor（＇ 87 extension）

Format：W NCPLC 〈source／r／W〉，〈destination／w／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| W NCPLC | convert to PLANC descriptor | FFFEH | 177776 B |

```
Operation: A -> a
    O -> 1
    N - 1 -> u
    If u-1+1< < , O -> N
```


## Description：

Convert ND－500 descriptor to planc descriptor．

The descriptors are as shown below：

ND－500 descriptor

| Number of elements $(N)$ |  |
| :--- | :--- |
| Address | $(A)$ |

Planc descriptor

| address | （a） |
| :--- | :--- |
| lower | $(1)$ |
| upper | $(u)$ |

Data Status Bits：
Upper $=0 \rightarrow Z$
Signbit－＞S

### 15.17 CLINIT - Initialize local clock ('87 extension)

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| CLINIT | initalize CPU's clock | FF1EH | 177436 B |
| Operation: | $0 \rightarrow$ 〈clock〉 |  |  |

## Description:

Privileged instruction
The CPU contains a local clock running at 1 microsecond cycle time.
Clock is reset and started.

Trap Conditions: None

Data Status Bits: Unaffected

## 15．18 CLREAD－Read local clock（＇87 extension）

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| CLREAD | read CPU＇s clock | FF1FH | 177437 B |

Operation：〈clock＞－＞W1

## Description：

The clock value is read into register number 1 ．Time is an integer value giving the number of microseconds since the last CLINIT instruction．

Note that the clock counts for a periode of $2^{* *} 32$ microseconds after which it starts from zero again．

Trap Conditions：None

Data Status Bits：〈clock〉＝0 $\quad$＞ Z
〈clock＞．signbit－＞S
-
-

0

## 16 SPECIAL INSTRUCTIONS

### 16.1 Disable process switch

Format: SOLO

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| SOLO | disable process switch | OFEOOH | 177000 B |

Operation: disables process switch for maximum 256 micro-cycles

## Description:

Ensure that instructions up to the next TUTTI instruction are executed as an indivisible sequence of operations. SOLO is used for syncronizing purposes and implementation of protection mechanisms.

If the disable process switch is disabled for more than 256 microcycles, a disable process switch timeout occurs. Most simple instructions execute in one microcycle per operand specifier.

No enabled trap conditions may occur when the process switch is disabled, as any trap handling will take more than 256 micro-cycles and cause timeout. Non-ignorable and fatal traps cause a disable process switch error trap.

In privilege mode there is no limitation to the duration of a SOLO operation. Unprivileged users are not allowed to run in SOLO for more than 256 cycles. In the 500/2 implementation, these are microcycles. In the ND-5000 implementation they are macroinstruction cycles.

Disable process switch timeout occurs if unprivileged users attempt to repeat SOLO's.

Trap conditions: Disable process switch Timeout, Disable process switch Error

Data status bits: Unaffected

## Example:

SOLO

```
16.2 Enable process switch
Format: TUTTI
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline TUTTI & enable process switch & OFEO1H & 177001B
\end{tabular}
Operation: process switch is enabled
Description:
The complement of SOLO; allows normal interleaving of process
execution in the system.
Trap conditions: None
Data status bits: Unaffected
Example:
    TUTTI
```


### 16.3 Test and set

Format: BY TSET <operand/rwl/BY>

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BY TSET | test and set | $0 F D 40 H$ | 176500 B |
| Operation: | lock <br> read operand and set status bits <br> set operand to all ones |  |  |

## Description:

The TSET instruction performs the two necessary memory accesses uninterruptible by other processors or by channels connected to the memory system. It may therefore be used to implement processor synchronization. The TSET instruction always reads the contents of main memory, even if the addressed data are present in cache memory. The cache is updated for later references by ordinary load instructions.

The TSET instruction is valid in the MPM-IV and later memory systems. In installations using MPM-III, it will work algorithmically as specified here but the memory operations are independent and other memory accesses may interfere.

Register and constant operands are illegal, and will cause an illegal operand specifier trap condition.

Trap conditions: Addressing traps, Illegal Operand Specifier

## Data status bits:

```
operand was zero before store -> Z
operand was negative before store -> S
```


## Example:

Set byte variable RESERVE to all ones
BY4 TSET RESERVE

### 16.4 Break point

| Format: | BP |  |  |
| :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| BP | break point instruction | 002 H | 002 B |

Operation: Cause a break point instruction trap condition

## Description:

This instruction causes a break point instruction trap condition. If the break point trap is not enabled, it will cause an illegal instruction code trap condition.

The BP instruction is intended for program debugging and the trap handler will normally invoke a debug routine.

Trap conditions: BreakPoint instruction Trap, Illegal Instruction Code

Data status bits: Unaffected

## Example:

BP

## 16．5 Set bit in trap enable register

Format：SETE＜bit no／r／BY〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- | :--- |
| SETE | set bit in own trap enable register | OFD39H | 176471 B |
| Operation： | Set bit 〈bit no〉 in own trap enable register |  |  |

## Description：

The specified bit in the Own Trap Enable（OTE）register is set．The ＜bit no＞operand is compared with a modify mask（TEMM）found in the domain description table．If a bit in this mask is set，the corresponding bit in the local trap enable register is modifiable．An attempt to modify a non－modifiable bit will cause an condition．

Trap conditions：Addressing traps，Illegal Operand Value

Data status bits：Unaffected

## Example：

Enable the integer Overflow trap
SETE 9

## 16．6 Clear bit in trap enable register

| Format： | CLTE 〈bit no／r／BY〉 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name |  | Hex <br> code | Octal <br> code |
| CLTE | clear bit in own trap enable register | OFD3AH | 176472B |  |
| Operation： | Clear bit＜bit no〉 in own trap enable register |  |  |  |

## Description：

The specified bit in the Own Trap Enable register is cleared．An ignorable trap condition will be ignored and no trap handler invoked unless the corresponding MTE bit is set．A non－ignorable trap condition will be propagated to the mother domain．

The＜bit no＞operand is compared with a modify mask（TEMM）found in the domain description table．If a bit in this mask is set，the corresponding bit in the local trap－enable register is modifiable．An attempt to modify a non－modifiable bit will cause an illegal operand value trap condition．

Trap conditions：Addressing traps，Illegal Operand Value

Data status bits：Unaffected

## Example：

Disable Single Instruction Trap
CLTE 17

### 16.7 Load special register

Format: $\quad$ special register $:=$ 〈operand/r/W〉

| Assembly notation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: |
| L: $=$ | load link register | OFD3BH | 176473B |
| HL: = | load upper limit register | OFDB7H | 176667B |
| LL: = | load lower limit register | OFDB8H | 176670B |
| ST1: = | load 1st status register | OFDB9H | 176671B |
| OTE1: = | load 1st own trap enable register | OFDBBH | 176673B |
| OTE2: = | load 2nd own trap enable register | OFDBCH | 176674B |
| TOS: $=$ | load top of stack register | OFDBDH | 176675B |
| THA: = | load trap handler register | OFDCAH | 176712B |

Operation: <operand> -> special register

## Description:

Special registers can be loaded with this group of instructions.
Some of the bits in the status register (listed in the Status bits survey section) are not modifiable. When loading the Own Trap Enable register, the operand is compared with a modify mask (TEMM) found in the domain description table. If a bit in this mask is set, the corresponding bit in the trap enable register is modifiable. An attempt to modify a non-modifiable bit in the Own Trap Enable register will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

## Data status bits:

```
<operand> = 0 -> Z
<operand>.signbit -> S
```

The instruction ST1:= will load the data status bits from the operand. Setting status bits that are modified after each instruction is legal but meaningless, as they will be cleared before the next instruction. These include bits in the range 17 to 25,27 and 28.

## Example:

Restore the TOS register from the current top of stack after a call to a routine entered through ENTM

```
TOS:= B.SP
```


### 16.8 Store special register

| Format: | special register =: <operand/w/W> |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| $\mathrm{L}=$ : | store link register | OFDCOH | 176700B |
| HL= : | store high limit register | OFDC1H | 176701B |
| LL=: | store low limit register | OFDC2H | 176702B |
| ST1=: | store 1st status register | OFDC3H | 176703B |
| OTE1 = : | store 1st own trap enable register | OFDC5H | 176705B |
| OTE2= : | store 2nd own trap enable register | OFDC6H | 176706B |
| MTE1 = : | store 1st mother trap enable register | OFD70H | 176560B |
| MTE2 $=$ : | store 2nd mother trap enable register | OFD71H | 176561B |
| CTE1 = : | store 1st child trap enable register | OFE50H | 177120B |
| CTE2 $=$ : | store 2nd child trap enable register | OFE51H | 177121B |
| TEMM1 = : | store 1st trap enable modification mask | OFE52H | 177122B |
| TEMM2= | store 2nd trap enable modification mask | OFE53H | 177123B |
| CED $=$ : | store current executing domain | OFE54H | 177124B |
| CAD $=$ : | store current alternative domain | OFE55H | 177125B |
| PS= : | store process segment | OFE7CH | 177174B |
| TOS $=$ : | store top of stack register | OFDC9H | 176711B |
| THA = : | store trap handler register | OFDCBH | 176713B |
| $\mathrm{P}=$ : | store program counter | OFD62H | 176542B |

Operation: special register -> <operand>

## Description:

Store the contents of a special register into a specified operand.
When storing the program counter ( $\mathrm{P}=:$ ) , the contents of the operand will be the address of the $P=$ : instruction.

Trap conditions: Addressing traps, illegal operand specifier

## Data status bits:

```
special register = 0 -> Z
special register.signbit -> S
```

The instruction $S T 1=$ : does not affect the data status bits.

## 16．9 Integer float register communication

## Format：

$$
\begin{array}{ll}
\mathrm{An}=: & \text { <operand/w/W〉 } \\
\mathrm{En}=: & \text { 〈operand/w/W〉 } \\
\mathrm{An}:= & \langle\text { operand/r/W〉 } \\
\mathrm{En}:= & \text { <operand/r/W〉 }
\end{array}
$$

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| An：＝ | load most significant part <br> of double float register | $0 \mathrm{FE} 30 \mathrm{H}+(\mathrm{n}-1)$ | $177060 \mathrm{~B}+(\mathrm{n}-1)$ |
| $\mathrm{En}:=$ | load least significant part <br> of double float register <br> store most significant part | $0 \mathrm{FE} 34 \mathrm{H}+(\mathrm{n}-1)$ | $177064 \mathrm{BE}+(\mathrm{n}-1)$ |
| $\mathrm{An}=:$ | of double float register |  |  |
| $\mathrm{En}=:$ | store least significant part <br> of double float register | $\mathrm{OFE}-1)$ | $177070 \mathrm{~B}+(\mathrm{n}-1)$ |
|  |  |  |  |

## Operation：

An：＝load most significant part of double float register
En：＝load least significant part of double float register
An＝：store most significant part of double float register
En＝：store least significant part of double float register

## Description：

Load／store the most significant or least significant 32 bits of the double float registers．Note that a float register is equivalent to the most significant part of a double float register．

When a register is specified as an operand，the general integer registers are used．Thus，these instructions can transfer data between integer and float registers without performing any type conversion．

Trap conditions：Addressing traps

Data status bits：

$$
\begin{array}{ll}
\text { source register }=0 & -> \\
\text { Z } \\
\text { source register.signbit } & ->\text { S }
\end{array}
$$

## Example：

Store least significant part of D3 in local variable LEAST
E3 = : B.LEAST

### 16.10 Data cache clear



## Example:

DCC

### 16.11 DDIRT - Dump dirty (' 87 extension)

| Assembly notation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: |
| DDIRT | dump dirty | FFFAH | 177772B |
| Operation: | Dump dirty |  |  |
| Description: |  |  |  |
| Data marked dirty in the data cache is written to the memory. |  |  |  |
| If no cache is present, the instruction has no effect. |  |  |  |
| Trap Conditions: None |  |  |  |
| Data Status Bits: Unaffected |  |  |  |
| Example: |  |  |  |
| DDIR' |  |  |  |

### 16.12 Program cache clear

| Format: PCC |  |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex <br> code | Octal code |
| PCC | program cache clear | OFF1 | 177424B |
| Operation: | Clear program cache |  |  |
| Description: |  |  |  |
| Data in the program cache are marked as invalid. |  |  |  |
| If no cache is present, the instruction has no effect. |  |  |  |
| Trap conditions: None |  |  |  |
| Data status bits: Unaffected |  |  |  |
| Example: |  |  |  |
| PCC |  |  |  |

### 16.13 Data memory management on

## Format: DMON

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| DMON | data memory management on | OFF16H | 177426 B |

Operation: turn on data memory management system

## Description:

Privileged instruction.
Following data accesses will be mapped on a physical segment through the memory management system, rather than being interpreted directly as physical addresses.

If the data memory management system is already turned on, the instruction has no effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

## Example:

DMON

### 16.14 Program memory management on

$\left.\begin{array}{llll}\text { Format: } & \text { PMON } & \\ \text { Assembly } & & \text { Name } & \begin{array}{c}\text { Hex } \\ \text { code }\end{array} \\ \text { notation } & \text { Octal } \\ \text { code }\end{array}\right]$

Operation: turn on program memory management system L $->P$

## Description:

Privileged instruction.
Following instruction accesses will be mapped on a physical segment through the memory management system, rather than being interpreted directly as physical addresses.

The virtual address of the next instruction to be executed is found in the L register.

If the program memory management system is already turned on, control is transferred to the instruction pointed to by the $L$ register and the instruction has no further effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

## Example:

PMON

### 16.15 Data memory management off

Format: DMOF

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| DMOF | data memory management off | OFF18H 177430B |  |

Operation: turn off data memory management system

Description:
Privileged instruction.
Following data accesses will be interpreted directly as physical addresses, rather than being mapped on a physical segment through the memory management system.

If the memory management system is already turned off, the instruction has no effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

## Example:

DMOF

### 16.16 Program memory management off

| Format: | PMOF |  |  |
| :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| PMOF | program memory management off | OFF19H 177431B |  |

Operation: turn off program memory management system $L \rightarrow P$

## Description:

Privileged instruction.
Following instruction accesses will be interpreted directly as physical addresses, rather than being mapped on a physical segment through the memory management system.

The physical address of the next instruction to be executed is found in the L register.

If the program memory management system is already turned off, control is transferred to the physical address specified by the $L$ register and the instruction has no further effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

Example:
PMOF

### 16.17 Read Written In Page table

Format: tn RWIP <bit or group no./r/W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BIn RWIP | read WIP bit |  |  |
| Hn RWIP | read WIP group | $0 F E 94 H+(n-1)$ | $177224 B+(n-1)$ |
|  |  |  |  |
| Operation: | specified WIP bit or group $->$ Rn |  |  |

## Description:

Privileged instruction.
A bit or 16 bit group is read from the Written In Page table into the specified register. The operand specifies the physical memory page number (BIn RWIP) or physical page number/16 (Hn RWIP).

A bit set in this table indicates that the page has been written into and must be written back to disk before being replaced with another one. The bit is automatically set by hardware and is used by the swapper routines.

In hardware there are separate WIP tables for program and data. RWIP will return a logical OR of the two tables, making them appear as one. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration. Only the lower 25 bits of the bit number are significant. Reading bits representing nonexisting memory will give a zero result.

Trap conditions: Addressing traps,Illegal Instruction Code

## Data status bits:

```
bit or bit group = 0 -> Z
```


### 16.18 Clear Written In Page bit

| Format: | BI ZWIP <bit no./r/W〉 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name |  | Hex <br> code | Octal <br> code |
| BI ZWIP | clear WIP bit | OFE9CH | 177234B |  |

Operation: $0 \rightarrow$ specified WIP bit

Description:
Privileged instruction.
The specified bit in the Written In Page table is cleared. This instruction is used by the swapper routines after a new page has been read from disk into physical memory.

In hardware there are separate WIP tables for program and data. ZWIP will clear both tables. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

Data status bits: Unaffected

### 16.19 Clear Written In Page table

Format: CWIP

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| CWIP | clear WIP table | OFF1BH | 177433B |

Operation: $0->$ entire WIP table

## Description:

Privileged instruction.
The entire written in page table is cleared. This instruction is used by the swapper routines.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

### 16.20 Read Page Used table



Operation: specified PGU bit or group $->\mathrm{Rn}$

## Description:

Privileged instruction.

A bit or 16 -bit group is read from the Page Used table into the specified register. The operand specifies the physical memory page number (BIn RPGU) or physical page number/16 (Hn RPGU).

A bit set in this table indicates that the page has been used in some instruction since the last time the bit was cleared. The bit is automatically set by hardware, and is used by the swapping routines.

In hardware there are separate PGU tables for program and data. RPGU will return a logical OR of the two tables, making them appear as one. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration. Only the lower 25 bits of the bit number are significant. Reading bits representing nonexisting memory will give a zero result.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

## Data status bits:

bit or bit group $=0 \quad->\mathrm{Z}$

### 16.21 Clear Page Used bit

| Format: | BI ZPGU <bit no./r/W〉 |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Assembly |  |  |  |  |
| notation | Name | clear PGU bit | Hex <br> code | Octal <br> code |
| BI ZPGU | clean | 177220B |  |  |

Operation: 0 -> specified PGU bit

## Description:

Privileged instruction.
The specified bit in the page used table is cleared. This instruction is used by the swapper routines after a new page has been read from disk into physical memory.

In hardware there are separate PGU tables for program and data. ZPGU will clear the specified bit in both tables. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical address.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

Data status bits: Unaffected

### 16.22 Clear Page Used table

| Format: | CPGU |  |  |
| :---: | :---: | :---: | :---: |
| Assembly notation | Name | Hex code | Octal code |
| CPGU | clear PGU table | OFF1AH | 177432B |
| Operation: $0 \rightarrow$ entire PGU table |  |  |  |
| Description: |  |  |  |
| Privileged instruction. |  |  |  |
| The entire page used table is cleared. This instruction is used by the swapper routines. |  |  |  |
| This instruction is installation dependent; using it requires knowledge of the physical memory configuration. |  |  |  |
| Trap conditions: Illegal Instruction Code |  |  |  |
| Data status bits: Unaffected |  |  |  |

### 16.23 Read I／O processor memory

Format：$\quad$ H RIOM 〈ND－100 addr／r／W〉，〈buffer／w／H〉，＜no of halfwords〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :---: | :---: | :---: |
| H RIOM | read I／O processor memory | OFE76H | 177166 B |

Operation：I／O processor memory－＞ND－500 memory

Description：
Privileged instruction．
The I／0 processor（ND－100）memory contents are copied to the ND－500 memory buffer through the ND－500 interface．The＜ND－100 addr＞ specifies the physical ND－100 address and is usually private ND－100 memory，not directly addressable by the ND－500．〈buffer〉 is a logical ND－500 address．

The ND－100 memory is accessed by DMA，and does not interrupt the ND－100 program execution．

Trap conditions：Addressing traps，Illegal Instruction Code，Illegal Operand Value

Data status bits：Unaffected

## Example：

Copy one page（1024 halfwords）from ND－100 address 66000 B to array $P G$
H RIOM 66000B：W，PG， 1024

### 16.24 Clear translation speedup buffer

## Format: PCTSB <br> DCTSB

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| PCTSB | clear prog translation speedup buffer | OFF1CH | 177434B |
| DCTSB | clear data translation speedup buffer | OFF1DH | 177435B |

Operation: $0 \rightarrow$ translation speedup buffer

## Description:

Privileged instruction.
The entire program or data translation speedup buffer is cleared, forcing the following accesses to reinitialize the buffer from the capability table, segment table and page index table.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

## Example:

DCTSB

## 16．25 Load bypassing cache

Format：tn RDUS 〈source／r／t＞

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
| BIn RDUS | load bit，bypass cache | OFEAOH $+(n-1)$ | $177240 B+(n-1)$ |
| BYn RDUS | load byte，bypass cache | OFEA4H $+(n-1)$ | $177244 B+(n-1)$ |
| Hn RDUS | load halfword，bypass cache | OFEA8H $+(n-1)$ | $177250 B+(n-1)$ |
| Wn RDUS | load word，bypass cache | OFEACH $+(n-1)$ | $177254 B+(n-1)$ |

Operation：〈source＞－＞Rn

## Description：

The operand is loaded from main memory，disregarding cache contents． This is primarily useful after a DMA transfer to memory has been performed to prevent use of obsolete data in the cache．Register and constant operands are illegal and will cause an illegal operand specifier trap condition．

If the shared segment bit in the capability table is set，the cache will under no circumstances be used for accesses to that segment．Thus in multiprocess applications it is usually unnecessary to use the RDUS instruction to ensure data consistency；the ordinary load（：＝）will have the same effect．

The addressed data are also loaded into the cache for later references．If no cache is present，RDUS is equivalent to ：＝．

Trap conditions：Addressing traps，Illegal Operand Specifier

Data status bits：

$$
\begin{array}{ll}
\text { <source> = 0 } & \text {-> } Z \\
\text { <source〉. signbit } & \text {-> }
\end{array}
$$

## Example：

Read the field STAT in the record pointed to by the $R$ register into W3，not using the cache

W3 RDUS R．STAT

### 16.26 OPERATING SYSTEMS SUPPORT INSTRUCTIONS

The following instructions, described on page 303 to page 322, are for running low level operating systems tasks. These tasks, known as NUCLEUS, support communication between processors in a machine (intramachine communication) and between different machines (intermachine communications).

### 16.26.1 RHOLE - read from NUCLEUS Hole (' 87 extension)

Format: BY RHOLE <=hole/r/by/I1=>, <=string/w/by/I2=>

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :---: | :---: |
| BY RHOLE | Read hole | FE9EH | 177236 B |
| Operation: | while not end of strings do <br> S(I1) $\rightarrow>$ D(I2),I1+1 $\rightarrow \mathrm{I}$ <br> enddo | I2+1 $\rightarrow$ I2 |  |

## Description:

Bytes are moved from source hole to destination string until either source is empty or until destination is full.

String descriptor :

| Length of source string |
| :--- |
| Start address of string |

Hole descriptor :

| Hole number |
| :--- |
| Reserved |

## Trap Conditions:

No access to hole : PV trap. Nothing moved, registers unchanged.
The hole is not a message
: IOV trap. Nothing moved, registers unchanged.
Outside source or destination : Descriptor Range Trap.

## Data Status Bits:

| Outside source | $: K=0, ~ I 1, ~ I 2 ~ U n c h a n g e d, ~ D R ~ t r a p ~ c o n d i t i o n . ~$ |
| :--- | :--- |
| Outside destination | $: K=1$, I1, I2 Unchanged, DR trap condition. |
| Source empty | $: K=0$, I1, I2 next element. |
| Destinaion full | $: K=1$, I1, I2 next element. |

### 16.26.2 WHOLE - write to NUCLEUS hole (' 87 extension)

Format: BY WHOLE <=string/r/by/I1=>,<=hole/w/by/I2 =>

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| BY WHOLE | Write hole | FE9DH | 177235 B |
| Operation: | while not end of strings do <br> S(I1) $\rightarrow$ D(I2),I1+1 $\rightarrow$ I1, I2+1 $\rightarrow$ I2 |  |  |
|  | enddo |  |  |

## Description:

Bytes are moved from source string to destination hole until either source is empty or until destination is full.

String descriptor :

| Length of source string |
| :--- |
| Start address of string |

Hole descriptor :

| Hole number |
| :--- |
| Reserved |

## Trap Conditions:

No access to hole : PV trap. Nothing moved, registers unchanged.
The hole is not a message : IOV trap. Nothing moved, registers unchanged.
Outside source or destination : Descriptor Range Trap.

## Data Status Bits:

Outside source : K = O, I1, I2 Unchanged, DR trap condition.
Outside destination : $K=1$, I1, I2 Unchanged, DR trap condition.
Source empty $: K=0$, I1, I2 next element.
Destinaion full : $\mathrm{K}=1$, I1, I2 next element.

## 16．26．3 SEND－Send to port（＇87 extension）

Format：W1 SEND＜hole number／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| W1 SEND | send to port | B6H | 266 B |

Operation：I1－＞〈hole numer〉

## Description：

Message of register 1 is sent to hole number as specified by the operand．

Trap Conditions：Protect violation，Illegal operand specifier

Data Status Bits：Unaffected

| Format： <br> Assembly notation | W1 RECVE＜hole number／r／W〉，＜number of bytes／w／W〉 |  |  |
| :---: | :---: | :---: | :---: |
|  | Name | Hex code | Octal code |
| W1 RECVE | receive from port | B7H | 267B |
| Operation： | 〈hole number〉－＞I1， length of message－＞＜number of bytes＞ |  |  |
| Description： |  |  |  |
| Receive message from hole number．Message is returned in register 1. Size of message is returned in＇number of bytes＇． |  |  |  |
| Trap Conditions：Protect violation，Illegal operand specifier |  |  |  |
| Data Status Bits：Unaffected |  |  |  |

## 16．27 INSTRUCTIONS MANIPULATING REGISTER－AND CONTEXT BLOCK

## Formats：

SREGBL 〈mask／r／W〉，〈address／r／W〉<br>LREGBL 〈mask／r／W〉，〈address／r／W〉<br>SCNTXT 〈mask／r／W〉，〈address／r／W〉<br>LCNTXT 〈mask／r／W〉，〈address／r／W〉，〈process number／r／W〉

## Operation：

Load and store registers and context information indicated by＇mask＇ into addresses given by register number and offset address．

## Description：

Register block layout used in store and load register block is the same as used in store and load context，as shown in chapter 2. Register number＊ 4 gives displacement relative to the start of the save area（Program counter is register number＝0）．

Address is pointer to the save and load area to be used．
Registers residing in the domain information table are modified whenever they are changed．These registers are loaded from the domain information table before execution is started．It is not neccesary to save these registers in the save area when saving the context block or the register block．Thus，the domain information table registers may be excluded from the mask．

The LCNTXT and LREGBL instructions will load registers residing in the domain information table before execution is started．If registers residing in the domain information table are included in the＇mask＇， these registers are loaded into the domain information table from save area．Changing domain information table，by changing PS and／or CED， will cause domain information table registers of a new domain to be loaded．The privileged instruction bit（PIA）of the status word will also be modified according to the new domain information table．

The SCNTXT and SREGBL instructions will read registers residing in the domain information table and store them in the save area if included in the mask．

When loading registers residing in the domain information table or affecting the domain information selection according to＇mask＇， registers are loaded from context or register block addresses while the corresponding register is updated in the domain information table． Hence this gives an opportunity to start a process with a completely new register set．Note that this will only be possible when executed as a privileged instruction．

When LREGBL is executed in non-privileged mode, it is not possible to modify the ST2, PS, CED, CAD, CTE, MTE and TEMM registers.

The CTE, MTE and TEMM registers cannot be changed by assembly instructions and since these registers do not have any corresponding hardware register, LREGBL should not attempt to modify these registers.

The LCNTXT and SCNTXT are privileged instructions, since these are using physical address when accessing the context block for load and store.

The meaning of 'mask' in REGBL and CNTXT load and store instructions are shown in the table below.

* A '1' in bit position of the 'mask' will cause register to be loaded.

| Reg. | Bit.no | Reg. | Bit.no | Reg. |  | Bit.no | Reg. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P | 0 | A1 | 10 | STS | 20 | MIC | 30 |
| L | 1 | A2 | 11 | PS | 21 | OTE | 31 |
| B | 2 | A3 | 12 | TOS | 22 | CTE | 32 |
| R | 3 | A4 | 13 | LL | 23 | MTE | 33 |
| I1 | 4 | E1 | 14 | HL | 24 | TEMM | 34 |
| I2 | 5 | E2 | 15 | THA | 25 | free | 35 |
| I3 | 6 | E3 | 16 | CED | 26 | free | 36 |
| I4 | 7 | E4 | 17 | CAD | 27 | free | 37 |

## 16．27．1 SREGBL－Save register block（＇ 87 extension）

Format：SREGBL 〈mask／r／W〉，〈address／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| SREGBL | save register block | FFF7H | 177767 B |

Operation：Save register block registers in specified address according to＇mask＇．

## Description：

The registers specified in the mask are stored in logical memory locations addressed by 〈address〉 plus register number＊4．The register numbers are shown in chapter 2.

## 16．27．2 LREGBL－Load register block（＇87 extension）

Format：LREGBL 〈mask／r／W〉，〈address／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| LREGBL | load register block | FFF6H | 177766 B |

Operation：Load register block from logical address according to＇mask＇．

## Description：

The registers specified in the mask are loaded from logical memory locations addressed by 〈address〉plus register number＊4．The register numbers are shown in chapter 2.

When executed in non privileged mode，the＇mask＇will be reduced to include only registers that may be modified by assembly instructions in non privileged mode．

When included in the mask，registers residing in the domain information table are loaded from the logical address to the domain information table pointed out by PS and CED as result of the LREGBL instruction．

## 16．27．3 SCNTXT－Save context block（＇87 extension）

Format：SCNTXT 〈mask／r／W〉，〈address／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| SCNTXT | save context | FFF9H | 177771 B |

Operation：Store context block registers in specified address according to＇mask＇．

## Description：

Privileged instruction
Context block of current process number is saved in physical address according to＇mask＇．If address $=0$ ，context save area of the current process is used．

The registers specified in the mask are stored in locations addressed by＜address＞plus register number＊4．The register numbers are shown in chapter 2.

When context save area is used，this is addressed by：
（process number +1 ）＊ $400 \mathrm{~B}+$ an operating system defined address．

## 16．27．4 LCNTXT－Load context block（＇ 87 extension）

Format：LCNTXT 〈mask／r／W〉，〈address／r／W〉，〈process number／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| LCNTXT | load context | FFF8H | 177770 B |

Operation：Load context block registers from specified address according to mask．

## Description：

Privileged instruction
Context block of＇process number＇is loaded from physical address according to＇mask＇．If address $=0$ ，context save area of the current process is used．If process number is less than 0 ，current process number is maintained．

The registers specified in the mask are loaded from locations addressed by＜address〉 plus register number＊ 4 ．The register numbers are shown in chapter 2.

When context block save area is used，this is addressed by：
（process number +1 ）＊ $400 \mathrm{~B}+$ an operating system defined address．

```ND－500 Reference Manual313SPECIAL INSTRUCTIONS
```

16．28 REXT－Read from device external to CPU（＇ 87 extension）

Format：Wn REXT 〈device／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| Wn REXT | read from external | FFE8H | $177750 \mathrm{~B}+\mathrm{n}-1$ |

Operation：〈device＞－＞In

Description：
Privileged instruction．
Information is read from external device into the specified register． Further devices will be supported in later versions．

Device numbers：
Device $=0$ ：OCTO－bus／ACCP．

## Data Status Bits：

$$
\begin{array}{ll}
\text { Nothing read } & \begin{array}{l}
1 \rightarrow \mathrm{~K} \\
0 \rightarrow \mathrm{~K}
\end{array} \\
& \text { else }
\end{array}
$$

## 16．29 WEXT－Write to device external to CPU（＇ 87 extension）

Format：Wn WEXT 〈device／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| Wn WEXT | write to external device | FFECH | $177754 \mathrm{~B}+\mathrm{n}-1$ |
| Operation： | In $\rightarrow$ 〈device〉 |  |  |

## Description：

Privileged instruction．
Information is written into external device from the specified register．Further devices will be supported in later versions．

Register＇$n$＇is written to＇device＇．
Device numbers：
Device $=0$ ：OCTO－bus／ACCP．

Data Status Bits：

$$
\begin{array}{lr}
\text { Unable to write data } & 1 \rightarrow \mathrm{~K} \\
& \text { else } \\
& 0 \rightarrow \mathrm{~K}
\end{array}
$$



### 16.31 RPHS - Read from physical segment (' 87 extension)

Format: RPHS <domain number/r/W>

| Assembly notation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: |
| RPHS | read from physical segment | FFF5H | 177765B |
| Operation: | ```while I1 > 0 do S(I4.I3) -> D(<domain number>.I2)``` |  |  |
|  |  |  |  |
|  | $\mathrm{I} 3+1 \rightarrow \mathrm{I} 3$ |  |  |
|  | $\mathrm{I} 2+1->\mathrm{I} 2$ |  |  |
|  | I1 - 1 -> I1 |  |  |
|  | enddo |  |  |

## Description:

Privileged instruction
Copy a number of bytes from physical address on physical segment to logical address on the domain.

I1 : Number of bytes to be moved.
I2 : Logical address on the domain.
I3 : Address on the physical segment.
I4 : Physical segment number.
Operand : domain number.
The copy operation is continued until the number of bytes left is equal to 0 ( $I 1=0$ ) or a page boundary is reached on the physical segment. Number of bytes to be moved is counted down and will be zero when the move operation is completed. Physical and logical addresses are incremented during the copy operation.

## Data Status Bits:

no bytes left $=0 \quad: 1->\mathrm{Z}$
page boundary and no bytes left < $0: 0->\mathrm{Z}$

## 16．32 WPHS－Write to physical segment（＇87 extension）

Format：WPHS 〈domain number／r／W〉

| Assembly notation | Name | Hex code | Octal code |
| :---: | :---: | :---: | :---: |
| WPHS | write to physical segment | FFF4H | 177764B |
| Operation： | while I1＞ 0 do |  |  |
|  | S （＜domain number＞．I2） | I3） |  |
|  | I3＋ $1->\mathrm{I} 3$ |  |  |
|  | $\mathrm{I} 2+1-\mathrm{I} 2$ |  |  |
|  | I1－ 1 －＞I1 |  |  |
|  | enddo |  |  |

## Description：

Privileged instruction
Copy number of bytes from logical address on the domain to physical address on physical segment．

```
I1 : Number of bytes to be moved.
I2 : Logical address on the domain.
I3 : Address on the physical segment.
I4 : Physical segment number.
Operand : domain number.
```

The copy operation is continued until the number of bytes left is equal to $0(I 1=0)$ or a page boundary is reached on the physical segment．Number of bytes to be moved is counted down and will be zero when the move operation is completed．Physical and logical addresses are incremented during the copy operation．

## Data Status Bits：

no bytes left $=0 \quad: 1->\mathrm{Z}$
page boundary and no bytes left〈0：0－＞Z

### 16.33 CAD－load CAD（＇ 87 extension）

Format：CAD ：＝〈operand／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| CAD | load CAD | FDBAH | 176672 B |

Operation：〈operand＞－＞CAD

Description：
Privileged instruction
Load current alternative domain register．

Data Status Bits：
Operand $=0 \quad \rightarrow$ Z
＜Operand＞．signbit－＞S

## 16．34 JUMPS－Call supervisor（＇ 87 extension）

Format：JUMPS 〈address／r／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| JUMPS | call supervisor | B9H | 271 B |

Operation：$\quad \mathrm{P} \rightarrow$ context． P
B $->$ context． B
〈address〉－＞P
＜cpuno＞－＞W1

## Description：

Save $P$ and $B$ register in context block．Execution is started in ＜address＞．The instruction implies SOLO mode．

W1 returns the ND－500／ND－5000 CPU number．

Trap Conditions：None

16．35 SVERS－Store microprogram version（＇ 87 extension）

Format：SVERS 〈destination／w／W〉

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| SVERS | store version | FFFBH | $177773 B$ |

Operation：〈microprog．vers〉－＞〈destination＞

Description：
Store microprogram version to destination address．
Data Status Bits：
Status bit set according to version．

## 16．36 SCPUNO－Store CPU number（＇ 87 extension）

| Format：SCPUNO＜destination／w／W〉 |  |  |  |
| :--- | :--- | :--- | :--- |
| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| SCPUNO | store CPU number | FFFCH | 177774 B |
| Operation： | 〈CPUNO〉－〉〈destination〉 |  |  |

## Description：

Store CPU number in destination address．

Data Status Bits：
Status bit set according to CPU number．

### 16.37 PHYLADR - Get physical address (' 87 extension)

Format: tn PHYLADR <operand/aa/W>

| Assembly <br> notation | Name | Hex <br> code | Octal <br> code |
| :--- | :--- | :--- | :--- |
| tn PHYLADR | get physical address | FFFO+n-1 | $177760 \mathrm{~B}+\mathrm{n}-1$ |
| Operation: | $\operatorname{tr}(\operatorname{addr}($ operand $)) \rightarrow$ In |  |  |

## Description:

The specified index register is loaded with the logical address of operand translated to physical ND-500/ND-5000 address.

## Trap Conditions:

## Data Status Bits:

$\bullet$
-

0

```
ND-500 Reference Manual

17 BINARY CODED DECIMAL INSTRUCTIONS (Option)

\subsection*{17.1 Introduction}

These instructions are available only if the BCD hardware option is selected and the proper microprogram loaded.

BCD (PACKED) FORMAT
A \(\operatorname{BCD}\) number is represented by coding each individual decimal digit using four bits, called a nibble. This significantly eases the translation to or from a printable form, ASCII characters in particular.

The digits 0 to 9 are coded by their binary equivalents:

\section*{Internal (binary)}
\begin{tabular}{ll} 
Digit & repr \\
0 & 0000 \\
1 & 0001 \\
2 & 0010 \\
3 & 0011 \\
4 & 0100 \\
5 & 0101 \\
6 & 0110 \\
7 & 0111 \\
8 & 1000 \\
9 & 1001
\end{tabular}

The codes 1010 to 1111 are invalid as digits, but are used to represent the sign. Also the code 0000 represents the sign + . The sign is placed in the rightmost nibble, following the least significant digit.
\begin{tabular}{ll}
+ & 0000 \\
& 1010 \\
1100 \\
- & 1110 \\
\hline & 1011 \\
unsigned & 1101 \\
\hline
\end{tabular}

Arithmetic operations will return results using 1100 for plus, 1101 for minus, but all sign codes are allowed in operands. Unsigned is treated as plus.

\section*{ASCII CODED DECIMAL NUMBERS}

A decimal number may also be represented using the ASCII characters. Each digit occupies one byte ( 8 bits). The upper four bits of the byte, called the zone, have the value 0011 unless they are used to represent the sign. The lower four bits are encoded as for BCD numbers.

Before arithmetic operations are performed on the number, it must be packed into a BCD format (PPACK instruction).

A number consists of a sequence of ASCII digits which may be preceded or followed by a sign. The sign may occupy a separate byte containing the ASCII value of \(+(40 \mathrm{~B}\) or 020 H , or 53 B or 02 BH ) or \(-(55 \mathrm{~B}\) or 02 DH\()\). It may also be stored in the same byte as the rightmost or leftmost digit (embedded sign representation). When the sign is embedded, the byte containing the sign has the value as follows:
\begin{tabular}{rlll} 
positive number: & 0 & \(\Rightarrow 173 \mathrm{~B}\) & 07 BH \\
& \(1 . .9 \Rightarrow 101 \mathrm{~B} .111 \mathrm{~B}\) & 041 H .049 H \\
\begin{tabular}{rl} 
(with or without \\
parity)
\end{tabular} & & & \\
& & & \\
negative number: & 0 & \(\Rightarrow\) & 175 B \\
& \(1 . .9 \Rightarrow\) & \(112 \mathrm{~B} . .122 \mathrm{~B}\) & 04 AH \\
& & 04 AH .052 H
\end{tabular}

The embedded sign format is also termed "overpunch" format.
When embedded, the sign byte is also allowed to be the ASCII digits alone. The sign is then positive. The ordinary digit values are also valid as embedded sign with + sign.

The five possible sign representations are
- embedded trailing, the rightmost byte contains the sign and the least significant digit
- separate trailing, the sign is represented by its ASCII code in a separate byte to the right of the least significant digit
- embedded leading, the leftmost byte contains the sign and the most significant digit
- separate leading, the sign is represented by its ASCII code in a separate byte to the left of the most significant digit
- unsigned

\section*{DESCRIPTOR FORMAT FOR ASCII AND BCD}

A decimal number is addressed indirectly via a two word descriptor giving the sign representation, scaling factor, number of digits of the operand and the address of its first byte. Descriptor addressing is implicit in the BCD instructions.

The descriptor consists of two words ( 64 bits) with the following layout:

Bit no: \(31 \quad 24 \quad 23 \quad 16 \quad 15 \quad 0\)
\begin{tabular}{|l|l|l|}
\hline SGN & SC & FW \\
\hline \multicolumn{3}{|c|}{ Address } \\
\hline
\end{tabular}

SGN: Sign representation of ASCII coded decimal:
bit 262524 Sign representation:
\begin{tabular}{llll}
0 & 0 & 0 & embedded trailing \\
0 & 0 & 1 & separate trailing \\
0 & 1 & 0 & embedded leading \\
0 & 1 & 1 & \begin{tabular}{l} 
separate leading \\
1
\end{tabular} \\
0 & 0 & unsigned
\end{tabular}

For BCD format the unsigned bit in the BCD descriptor is only valid for destination operands. Sign codes different from unsigned in the source operands are legal and effective even if the unsigned bit in the descriptor is set. The destination field will always be generated with the binary value 1111 in the sign nibble when the destination descriptor unsigned bit is set.

For ASCII operands, the unsigned bit in the descriptor is effective for all operands. If a sign code is detected in a source operand and the source descriptor unsigned bit is set, it is an condition. Destination operands are always generated in unsigned format when the unsigned bit in the descriptor is set.

SC: Scaling factor, specifying the position of the decimal point. Legal range is from -32 through +31 . Negative values are represented as a two's complement byte. \(\mathrm{SC}=0\) indicates that the decimal point is immediately to the right of the least significant digit; SC>O indicates that the decimal point is to the left of the least significant digit (the SC rightmost digits are the fractional part); SC<0 indicates that the decimal point is to the right of the least significant digit (the number has SC non-represented zeros to the right).

FW: Field width, range 0 through 31; the number of nibbles (BCD packed) or bytes (ASCII) used to represent the number, including the sign. An unsigned ASCII number with embedded sign may be up to 31 digits, a BCD packed or ASCII number with separate sign may be up to 30 digits.

\section*{EMPTY OPERANDS}

A field width of zero will cause a descriptor-range trap condition. The address is not checked; no addressing traps will occur from the address part of the descriptor.

\section*{DECIMAL OPERAND ADDRESSING}

Decimal operands are never loaded into registers; both descriptors and numeric fields are always found in memory. The address field in the descriptor gives the address of the leftmost byte of the numeric field. For BCD (packed) operands the numeric field is right justified in ( \(F W+1\) )/2 bytes; if the field width FW is odd the leftmost nibble in the leftmost byte is not significant. The operands of an instruction may have different scaling factors and field widths. The decimal points of the operand values are automatically aligned before the operation is executed. The result value is scaled according to the scale factor in the destination descriptor.

Descriptor addressing is implicit; a DESC prefix is not allowed in the operand specifier.

\section*{OPERAND OVERLAP}

An operand may be used both as source and as destination, and is described by one descriptor or by two different descriptors with equal address fields.

\section*{ROUNDING}

If the instruction specifies rounding the result value may be rounded before storing in the destination operand. If the result has one or more digits to the right of the least significant digit in the destination, the leftmost digit not stored is inspected. If this digit is \(5,6,7,8\) or 9 the least significant digit actually stored is incremented by 1. Otherwise, the digits that are not stored are ignored.

If rounding is not specified in the instruction, digits to the right of the least significant digit represented will not affect the result.

\section*{STATUS BITS}

Decimal instructions will affect BCD overflow, the invalid operation value, \(K\) flag, zero and sign bits. BCD overflow and the invalid operation may be taken care of by a trap handler.

BCD overflow occurs if the destination field is too narrow to hold the result value after rounding.

An invalid operation occurs if a code representing anything other than a digit is encountered in a digit position, or anything other than a sign code is encountered in the sign position. The numeric string is checked for illegal codes in all instructions.

The packed to binary conversion instruction may also cause integer overflow.

Data status bits (Zero, Sign) are set or reset after rounding (if specified), and after the result value has been scaled according to the destination descriptor.

The \(K\) flag is set upon BCD overflow or invalid operation, otherwise the flag is cleared.

\section*{NEGATIVE AND POSITIVE ZERO}

A result value of zero from an instruction will usually have a positive sign code, or unsigned if so specified in the descriptor. Source operands of value zero may have positive or negative sign; negative zero is equivalent to positive zero and will compare as equal in the PCOMP instruction.

If significant digits are lost due to a BCD overflow, the result value will have the sign of what the correct result would have had. This may give a result value of negative zero. The \(Z\) and \(S\) bits in the status register are set the same as for a positive zero value ( \(\mathrm{Z}=1, \mathrm{~S}=0\) ).

\section*{BCD OVERFLOW}

On BCD overflow, the result is replaced by the correctly signed least significant digits.

\section*{Restriction on Scaling Difference in Packed Add}

For add, subtract, and compare the following must hold:
\(-32 \leq\left((\right.\) operand1.field width +1\() / 2^{*} 2-\) (operand1.scaling factor)-
((operand2.field width+1)/2*2-(operand2.scaling))) \(\leq 32\)
otherwise it is an invalid trap condition.

\section*{17．2 Packed add}

Format：\(\quad \operatorname{PADD}\langle=\mathrm{a} / \mathrm{r} / \mathrm{BCD}=\rangle,\langle=\mathrm{b} / \mathrm{r} / \mathrm{BCD}=\rangle,\langle=\mathrm{c} / \mathrm{w} / \mathrm{BCD}=\rangle\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline PADD & packed add & & \\
PADDR & packed add rounded & OFEBOH & 177260 BE \\
& & OFE85H & \(177205 B\)
\end{tabular}

Operation：\(\langle\mathrm{a}\rangle+\langle\mathrm{b}\rangle-\rangle\langle\mathrm{c}\rangle\)

\section*{Description：}

The 〈a〉 operand is added to the 〈b〉 operand and the sum is stored in the 〈c＞operand．

The result is scaled according to the scale factor in the 〈c＞operand before storing．

Trap conditions：Addressing traps，BCD Overflow，InValid Operation

Data status bits：
```

sum = 0 -> Z
sum.signbit -> S
BCD overflow -> BO
BO or IVO -> K

```

\section*{Example：}

Add local variables PRICE and TAX to form global value TOTAL PADD B．PRICE，B．TAX，TOTAL

\section*{17．3 Packed subtract}
\begin{tabular}{llll} 
Format： & PSUB \(\langle=a / r / B C D=\rangle,\langle=b / r / B C D=\rangle,\langle=c / w / B C D=\rangle\) \\
Assembly & & Hex & \begin{tabular}{l} 
Octal \\
notation
\end{tabular} \\
\hline & Name & & \\
PSUB & packed subtract & OFEB1H & 177261B \\
PSUBR & packed subtract rounded & OFE86H & \(177206 B\)
\end{tabular}

Operation：〈a〉－〈b〉－＞〈c〉

\section*{Description：}

The 〈b〉 operand is subtracted from the 〈a〉 operand and the difference is stored in the 〈c＞operand．

The result is scaled according to the scale factor in the 〈c〉 operand descriptor before storing．

Trap conditions：Addressing traps，BCD Overflow，InValid Operation

\section*{Data status bits：}
\begin{tabular}{lll} 
difference＝O & \(->\) & \(Z\) \\
difference．signbit & \(->\) & S \\
BCD overflow & \(->\) & BO \\
BO or IVO & \(->\) & K
\end{tabular}

\section*{Example：}

Subtract local variable DISCOUNT from global variable TOTAL and round the resulting value before storing it

PSUBR TOTAL，B．DISCOUNT，TOTAL

\section*{17．4 Packed multiply}
\begin{tabular}{|c|c|c|c|c|}
\hline Format： & PMPY & \(\langle=\mathrm{a} / \mathrm{r} / \mathrm{BCD}=\rangle,\langle=\mathrm{b} /\) & － & \\
\hline Assembly notation & Name & & Hex code & Octal code \\
\hline PMPY & packed & multiply & OFEB & 177264B \\
\hline PMPYR & packed & multiply rounded & OFE9 & 177221B \\
\hline
\end{tabular}

Operation：\(\langle a\rangle *\langle b\rangle-\rangle\langle c\rangle\)

Description：
The 〈a〉 operand is multiplied by the 〈b〉 operand and the product is stored in the 〈c＞operand．

The result is scaled according to the scale factor in the 〈c＞operand descriptor before storing．

For PMPY／PMPYR，an operand with invalid digit＊ZRO gives the result 0 ，not IVO．

Trap conditions：Addressing traps，BCD Overflow，InValid Operation

\section*{Data status bits：}
\begin{tabular}{lll} 
product＝0 & \(->\) & Z \\
product．signbit & \(->\) & C \\
BCD overflow & \(->\) & BO \\
BO or IVO & \(->\) & K
\end{tabular}

\section*{Example：}

Multiply local variable PRICE with DISCOUNT giving local NET．Round the resulting value before storing it

PMPYR B．PRICE，DISCOUNT，B．NET
```

ND-500 Reference Manual
BINARY CODED DECIMAL INSTRUCTIONS (Option)

```

\section*{17．5 Packed compare}

Format：\(\quad\) PCOMP \(\langle=a / r / B C D=\rangle,\langle=b / r / B C D=>\)
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline PCOMP & packed compare & OFEB3H & 177263B
\end{tabular}

Operation：〈a〉－〈b〉

\section*{Description：}

The 〈b〉 operand is subtracted from the 〈a〉 operand and the status bits are set according to the result．The result is discarded．

Before the comparison is performed，the operands are automatically shifted to the same decimal point position（scale）and extended with zeros if necessary．An unsigned number is treated as positive，and positive and negative zero are equal．

Trap conditions：Addressing traps，InValid Operation

\section*{Data status bits：}
```

difference = 0 -> Z
difference.signbit -> S
IVO -> K

```

\section*{Example：}

Compare TOTAL with MAX and set status bits

PCOMP TOTAL，MAX

\section*{17．6 Packed shift}
\begin{tabular}{|c|c|c|c|}
\hline Format： & PSHIFT＜＝source／r／ & & \\
\hline Assembly notation & Name & Hex code & Octal code \\
\hline PSHIFT & packed shift & OFEB2H & 177262B \\
\hline PSHIFTR & packed shift rounded & 0FE87H & 177207B \\
\hline Operation & 〈source＞－＞＜dest＞ & & \\
\hline
\end{tabular}

\section*{Description：}

The content of the＜source＞operand is shifted to the scaling factor of the 〈dest＞operand and，if specified，rounded before storing it in the＜dest＞operand．The destination string is extended with zeroes if necessary．

With the exception of rounding，the value is not modified，but the number of decimal positions may be changed．If the＜source＞and＜dest＞ operands have the same scaling factor，a move is performed．

If bit 26 in the descriptor of the 〈dest〉 operand is set，the value is stored with a sign code equal to 1111 （unsigned）．Otherwise，〈dest〉 will be given the sign of the＜source〉 value．

Trap conditions：Addressing traps，BCD Overflow，InValid Operation

\section*{Data status bits：}
```

value after rounding = 0 -> Z
value.signbit -> S
BCD overflow -> BO
BO or IVO -> K

```

\section*{Example：}

Copy SUBTOTAL to TOTAL
PSHIFT SUBTOTAL，TOTAL

\section*{17．7 Convert ASCII to packed}

Format：PPACK＜＝source／r／ASCII＝＞，＜＝dest／w／BCD＝＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline PPACK & convert ASCII to packed \\
PPACKR & convert ASCII to packed rounded & OFEB5H & 177265B \\
Operation： & 〈source〉－〉〈dest〉 & & \\
OFE92H & 177222 B
\end{tabular}

\section*{Description：}

The content of the＜source＞operand in ASCII coded decimal is packed into the 〈dest〉 operand in packed format．If specified，the value is rounded before storing it in the 〈dest＞operand．

If bit 26 in the descriptor of the＜dest＞operand is set，the value is stored with a sign code equal to 1111 （unsigned）．Otherwise，〈dest〉 will be given the sign of the 〈source〉 value．The 〈source〉 value consists of ASCII digits and a sign according local variables PRICE and TAX to form global value TOTAL；
？？？？the SGN code in the＜source＞descriptor only．

Trap conditions：Addressing traps，BCD Overflow，InValid Operation

Data status bits：
```

value after rounding = 0 -> Z
value.signbit -> S
BCD overflow -> BO
BO or IVO -> K

```

\section*{Example：}

Convert ASCII value IFIELD to packed VAR1

PPACK IFIELD，VAR1

\subsection*{17.8 Convert packed to ASCII}
\begin{tabular}{|c|c|c|c|}
\hline Format: & PUPACK <=source/r/BCD=>, <=des & & \\
\hline Assembly notation & Name & Hex code & Octal code \\
\hline PUPACK & convert packed to ASCII & OFEB6H & 177266B \\
\hline PUPACKR & convert packed to ASCII rounded & OFE93H & 177223B \\
\hline Operation & 〈source> -> <dest> & & \\
\hline
\end{tabular}

\section*{Description:}

The content of the <source> operand in packed decimal format is unpacked into the <dest> operand in ASCII format. If specified, the value is rounded before storing it in the 〈dest> operand. The sign representation is determined by the SGN field in the <dest> descriptor.

The <dest> string is extended with leading ASCII zeros if necessary, and the parity bit for all digits will be zero.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

Data status bits:
\begin{tabular}{lll} 
value after rounding \(=0\) & \(->\) & Z \\
value. signbit & \(->\) & \(S\) \\
BCD overflow & BO \\
BO or IVO & \(->\) & K
\end{tabular}

Example:

Unpack VAR1 into IFIELD and round the value according to the IFIELD descriptor

PUPACKR VAR1, IFIELD

\subsection*{17.9 Convert packed to binary word}
\begin{tabular}{llll} 
Format: & Wn PWCONV <=source/r/BCD & & \\
\begin{tabular}{llll} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Wn PWCONV & convert packed to binary & OFEBCH+(n-1) & \(177274 \mathrm{~B}+(\mathrm{n}-1)\)
\end{tabular}

\section*{Description:}

The contents of the <source> operand in packed decimal format are converted to binary format and loaded into the specified register. The fractional part of 〈source〉 is lost; no rounding is performed before the conversion.

On integer overflow the result is the least significant 32 bits of the binary result.

Trap conditions: Addressing traps, Integer Overflow, InValid Operation

Data status bits:
```

value = 0 -> Z
value.signbit -> S
overflow -> 0
IVO or 0 -> K

```

\section*{Example:}

Convert IFIELD to an integer number in W1
W1 PWCONV IFIELD

\section*{17．10 Convert binary word to packed}

Format：Wn WPCONV＜＝dest／w／BCD＝＞
\begin{tabular}{llll}
\begin{tabular}{l} 
Assembly \\
notation
\end{tabular} & Name & \begin{tabular}{l} 
Hex \\
code
\end{tabular} & \begin{tabular}{l} 
Octal \\
code
\end{tabular} \\
\hline Wn WPCONV & convert binary to packed & \(0 F E B 8 H+(n-1)\) & \(177270 B+(n-1)\) \\
Operation： & Rn \(->\) 〈dest〉 & &
\end{tabular}

Description：
The contents of the specified word register are converted to packed decimal and stored in the 〈dest＞operand．If the scaling factor of ＜dest＞is negative，the least significant digits are lost．〈dest＞is extended with low order or high order zeros as required by the scaling factor．

Trap conditions：Addressing traps，BCD Overflow

Data status bits：
```

value = 0 -> Z
value.signbit -> S
BCD overflow -> BO
BO -> K

```

Example：
Convert W1 to packed and store in IFIELD
W1 WPCONV IFIELD

0

0

Hexadecimal:
\begin{tabular}{|c|c|c|c|c|}
\hline Name & Size & Operation & & Hex layout \\
\hline LOCAL & :S & ea= \((B)+d^{*} 4\) & 080H+xx & \\
\hline LOCAL & : B & ea= \((B)+d\) & 0С1H & dd \\
\hline LOCAL & : H & ea= \(=(B)+d\) & OC2H & dd dd \\
\hline LOCAL & :W & \(e a=(B)+d\) & OC3H & dd dd dd dd \\
\hline LOCAL P.I. & : B & ea \(=(\mathrm{B})+\mathrm{d}+\mathrm{p}^{*}(\mathrm{Rn})\) & OD \(4 \mathrm{H}+\mathrm{y}\) & dd \\
\hline LOCAL P.I. & : H & ea \(=(\mathrm{B})+\mathrm{d}+\mathrm{p}^{*}(\mathrm{Rn})\) & OD8H+y & dd dd \\
\hline LOCAL P.I. & :W & ea \(=(\mathrm{B})+\mathrm{d}+\mathrm{p}^{*}(\mathrm{Rn})\) & ODCH +y & dd dd dd dd \\
\hline LOCAL INDIRECT & : B & \(\mathrm{ea}=((\mathrm{B})+\mathrm{d})\) & 0С5H & dd \\
\hline LOCAL INDIRECT & : H & \(e \mathrm{e}=((\mathrm{B})+\mathrm{d})\) & OC6H & dd dd \\
\hline LOCAL INDIRECT & :W & \(e a=((B)+d)\) & OC7H & dd dd dd dd \\
\hline LOCAL INDIRECT P.I. & : B & \(e a=((B)+d)+{ }^{*}(R n)\) & OE4H+y & dd \\
\hline LOCAL INDIRECT P.I. & : H & ea \(=((B)+d)+{ }^{*}(R n)\) & OE8H+y & dd dd \\
\hline LOCAL INDIRECT P.I. & :W & ea \(=((B)+d)+{ }^{*}(R n)\) & OECH+y & dd dd dd dd \\
\hline RECORD & : S & ea \(=(\mathrm{R})+\mathrm{d}^{*} 4\) & 080H+xx & \\
\hline RECORD & : B & ea \(=(R)+d\) & OC9H & dd \\
\hline RECORD & : H & \(e a=(R)+d\) & OCAH & dd dd \\
\hline RECORD & :W & ea \(=(\mathrm{R})+\mathrm{d}\) & OCBH & dd dd dd dd \\
\hline PRE-INDEXED & : B & \(e \mathrm{e}=(\mathrm{Rn})+\mathrm{d}\) & OF4H+y & dd \\
\hline PRE-INDEXED & : H & \(e \mathrm{e}=(\mathrm{Rn})+\mathrm{d}\) & OF8H+y & dd dd \\
\hline PRE-INDEXED & :W & \(e a=(R n)+d\) & OFCH +y & dd dd dd dd \\
\hline ABSOLUTE & & ea=a & OC4H & aa aa aa aa \\
\hline ABSOLUTE P.I. & & ea=a+(Rn)*p & OEOH +y & aa aa aa aa \\
\hline CONSTANT & :S & op=c & 000H+cc & \\
\hline CONSTANT & : B & op=c & OCDH & cc \\
\hline CONSTANT & : H & op=c & OCEH & cc cc \\
\hline CONSTANT & :W & op=c & OCFH & cc cc cc cc \\
\hline CONSTANT & : F & op=c & OCFH & cc cc cc cc \\
\hline CONSTANT & : D & op=c & OCCH & cc cc cc cc \\
\hline REGISTER & & \(o p=(\mathrm{Rn})\) & ODOH+y & cc cc cc cc \\
\hline DESCRIPTOR & & \(e \mathrm{e}=\mathrm{A}+\mathrm{p}^{*}(\mathrm{Rn})\) & OFOH+y & <operand> \\
\hline ALTERNATIVE & & & OC8H & <operand> \\
\hline Not used & & & OCOH & \\
\hline
\end{tabular}

Octal:
\begin{tabular}{|c|c|c|c|c|}
\hline Name & Size & Operation & & Octal layout \\
\hline LOCAL & :S & ea= (B) \(+d^{*} 4\) & \(100 \mathrm{~B}+\mathrm{dd}\) & \\
\hline LOCAL & : B & ea= (B) +d & 301B & ddd \\
\hline LOCAL & : H & ea= (B) +d & 302B & ddd ddd \\
\hline LOCAL & :W & ea= (B) +d & 303B & ddd ddd ddd ddd \\
\hline LOCAL P.I. & : B & ea= (B) \(+\mathrm{d}+\mathrm{p}^{*}(\mathrm{Rn})\) & \(324 \mathrm{~B}+\mathrm{y}\) & ddd \\
\hline LOCAL P.I. & : H & \(e \mathrm{e}=(\mathrm{B})+\mathrm{d}+\mathrm{p}^{*}(\mathrm{Rn})\) & \(330 \mathrm{~B}+\mathrm{y}\) & ddd ddd \\
\hline LOCAL P.I. & :W & ea= (B) \(+\mathrm{d}+\mathrm{p}^{*}(\mathrm{Rn})\) & \(334 \mathrm{~B}+\mathrm{y}\) & ddd ddd ddd ddd \\
\hline LOCAL INDIRECT & : B & ea= ( \({ }^{\text {( }}\) ) +d ) & 305B & ddd \\
\hline LOCAL INDIRECT & : H & ea \(=((\mathrm{B})+\mathrm{d})\) & 306B & ddd ddd \\
\hline LOCAL INDIRECT & :W &  & 307B & ddd ddd ddd ddd \\
\hline LOCAL INDIRECT P.I. & : B & \(\mathrm{ea}=(\) ( B\()+\mathrm{d})+\mathrm{p}^{*}(\mathrm{Rn})\) & \(344 \mathrm{~B}+\mathrm{y}\) & ddd \\
\hline LOCAL INDIRECT P.I. & : H & ea= \(=(\mathrm{B})+\mathrm{d})+\mathrm{p}^{*}(\mathrm{Rn})\) & \(350 \mathrm{~B}+\mathrm{y}\) & ddd ddd \\
\hline LOCAL INDIRECT P.I. & :W & \(e \mathrm{e}=(\mathrm{C})+\mathrm{d})+\mathrm{p}^{*}(\mathrm{Rn})\) & \(354 \mathrm{~B}+\mathrm{y}\) & ddd ddd ddd ddd \\
\hline RECORD & :S & ea \(=(\mathrm{R})+\mathrm{d}^{*} 4\) & 200B+dd & \\
\hline RECORD & : \({ }^{\text {B }}\) & ea= (R) +d & 311B & ddd \\
\hline RECORD & : H & ea \(=(\mathrm{R})+\mathrm{d}\) & 312B & ddd ddd \\
\hline RECORD & :W & ea \(=(\mathrm{R})+\mathrm{d}\) & 313B & ddd ddd ddd ddd \\
\hline PRE-INDEXED & :B & ea \(=(\mathrm{Rn})+\mathrm{d}\) & \(364 \mathrm{~B}+\mathrm{y}\) & ddd \\
\hline PRE-INDEXED & : H & ea \(=(\mathrm{Rn})+\mathrm{d}\) & \(370 \mathrm{~B}+\mathrm{y}\) & ddd ddd \\
\hline PRE-INDEXED & :W & ea \(=(\mathrm{Rn})+\mathrm{d}\) & \(374 \mathrm{~B}+\mathrm{y}\) & ddd ddd ddd ddd \\
\hline ABSOLUTE & & ea=a & 304B & aea aaa aaa aaa \\
\hline ABSOLUTE P.I. & & ea \(=a+(\mathrm{Rn})^{*} \mathrm{p}\) & \(340 \mathrm{~B}+\mathrm{y}\) & aaa aaa aaa aaa \\
\hline CONSTANT & :S & op=c & \(000 \mathrm{~B}+\mathrm{cc}\) & \\
\hline CONSTANT & : B & op=c & 315B & ccc \\
\hline CONSTANT & : H & op=c & 316B & ccc ccc \\
\hline CONSTANT & :W & op=c & 317 B & ccc ccc ccc ccc \\
\hline constant & : F & op=c & 317 B & ccc ccc ccc ccc \\
\hline CONSTANT & :D & \(\mathrm{op}=\mathrm{c}\) & 314B & ccc ccc ccc ccc ccc \(\operatorname{ccc} \operatorname{ccc} \mathrm{ccc}\) \\
\hline REGISTER & & \(\mathrm{op}=(\mathrm{Rn})\) & \(320 \mathrm{~B}+\mathrm{y}\) & \\
\hline DESCRIPTOR & & \(\mathrm{ea}=\mathrm{A}+\mathrm{p}^{*}(\mathrm{Rn})\) & \(360 \mathrm{~B}+\mathrm{y}\) & <operand> \\
\hline ALTERNATIVE & & & 310B & <operand> \\
\hline Not used & & & 300 B & \\
\hline
\end{tabular}

0
\(\bullet\)

0

0

0
```

ND-500 Reference Manual

Hexadecimal:

|  | :S | : B | : H | :W | :F | : D | PREFIX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOCAL | 040H+dd | OC1H | OC2H | OC3H |  |  |  |
| LOCAL P.I. |  | OD4H+ | OD8H+ | ODCH+ |  |  |  |
| LOCAL INDIRECT |  | OC5H | OC6H | OC7H |  |  |  |
| LOCAL INDIRECT P.I. |  | OE4H+ | 0E8H+ | OECH |  |  |  |
| RECORD | 080H+dd | OC9H | ОСАН | OCBH |  |  |  |
| PRE-INDEXED |  | OF4H+ | 0F8H+ | OFCH+ |  |  |  |
| ABSOLUTE |  |  |  | OC4H |  |  |  |
| ABSOLUTE P.I. |  |  |  | OEOH+ |  |  |  |
| CONSTANT | 000H+cc | OCDH | OCEH | OCFH | OCFH | OCCH |  |
| REGISTER | $\mathrm{ODOH}+$ |  |  |  |  |  |  |

Address code prefixes:
DESCRIPTOR $0 \mathrm{FOH}+$
ALTERNATIVE 0C8H

Octal:

|  | :S | : B | : H | :W | :F | : D | PREFIX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOCAL | 1 ddB | 301B | 302B | 303B |  |  |  |
| LOCAL P.I. |  | $324 \mathrm{~B}+$ | $330 \mathrm{~B}+$ | $334 \mathrm{~B}+$ |  |  |  |
| LOCAL INDIRECT |  | 305B | 306B | 307B |  |  |  |
| LOCAL INDIRECT P.I. |  | 344B+ | 350B+ | 354B+ |  |  |  |
| RECORD | 2 ddB | 311B | 312B | 313B |  |  |  |
| PRE-INDEXED |  | $364 \mathrm{~B}+$ | $370 \mathrm{~B}+$ | 374B+ |  |  |  |
| ABSOLUTE |  |  |  | 304B |  |  |  |
| ABSOLUTE P.I. |  |  |  | $340 \mathrm{~B}+$ |  |  |  |
| CONSTANT | OccB | 315B | 316B | 317B | 317B | 314B |  |
| REGISTER | $320 \mathrm{~B}+$ |  |  |  |  |  |  |

Address code prefixes:
DESCRIPTOR 360B+
ALTERNATIVE 310B
-

0

0

O

METALANGUAGE SYMBOLS:
optional syntax element
n more than one optional syntax element
( ) contents of
$::=\quad$ defined as
$:=: \quad$ exchange contents of
:- is set to point to

* to the power of
<> general operand
<< >> direct operand
<=operand=> implicit descriptor operand
P.I. post-index
alt. alternative
no. number
ea effective address
op value of operand, op=(ea)
A descriptor.address
a absolute address
c constant
d displacement
$x \quad 0,1,2,3,4,5,6,7$ (octal)
$0,1,2,3,4,5,6,7,8,9, A, B, C, D, E, F \quad$ (hexadecimal)
$y \quad 0,1,2$, or 3 - specifies the registers R1-R4
p 1/8 (bit), 1 (byte), 2 (halfword), 4 (word), 4 (float), and 8 (double float). Post-index scaling factor.
$t \quad a \quad$ subset of data types
displ. displacement
log size the logarithm to the base two of the size of a data element, in number of words

I1
I2 integer accumulators
I3 or index registers
I4
Access Codes:

| r | read access <br> write access |
| :--- | :--- |
| rw | read and write access <br> rwl |
| read, write and locked swap access |  |
| as | address access |
| special, explained explicitly in |  |
|  | the instruction descriptions |

```
ASSEMBLY NOTATION:
Registers:
Rn n=1..4 register, type determined by context
An n=1..4 upper half of double-precision register
En n=1..4 lower half of double-precision register
BIn n=1..4 integer type register used for bit data
BYn n=1..4 integer type register used for byte data
Hn n=1..4 integer type register used for halfword data
Wn n=1..4 integer type register used for word data
Fn n=1..4 float type register used for single-precision float
Dn n=1..4 float type register used for double-precision float
P program counter
L link (return address) register
B local variable base register
R record base register
ST status register
OTE own trap enable register
MTE mother trap enable register
CTE child trap enable register
TEMM trap enable modification mask
TOS top of stack register
LL low limit trap register
HL high limit trap register
THA trap handler address register
Data types:
\begin{tabular}{ll} 
BI & bit \\
BY & byte \\
H & halfword \\
W & word \\
F & float \\
D & double float \\
BCD & binary coded decimal
\end{tabular}
Data part length specifiers:
\begin{tabular}{lll} 
:S & short & 6 bits \\
:B & byte & 8 bits \\
:H & halfword & 2 bytes \\
:W & word & 4 bytes \\
:F & float & 4 bytes \\
:D & double float & 8 bytes
\end{tabular}
```

0
$\bigcirc$

0
$\bigcirc$
Instruction Page
AMODB integer modulo ..... 160
CAD := load current alternative domain ..... 318
CLINIT initialize local clock ..... 272
CLREAD read local clock ..... 273
DDIRT dump dirty ..... 287
ENTIER SIMULA entier function ..... 161
JUMPS call supervisor ..... 319
LCNTXT load context block ..... 312
LREGBL load register block ..... 310
NCPLC convert ND-500 descriptor to PLANC descriptor ..... 271
PHYLADR get physical address ..... 322
PLCCN convert PLANC descriptor to ND-500 descriptor ..... 270
RECVE receive from port ..... 306
REXT read from device external to CPU ..... 313
RHOLE read from NUCLEUS hole ..... 303
RPHS read from physical address ..... 316
SCNTXT save context block ..... 311
SCPUNO store CPU number ..... 321
SEND send to port ..... 305
SREGBL save register block ..... 309
SVERS store microprogram version ..... 320
TOSSP := special load of TOS ..... 315
WEXT write to device external to CPU ..... 314
WHOLE write to NUCLEUS hole ..... 304
WPHS write to physical address ..... 317
-

0
-

```ND-500 Reference Manual357Instruction table
```


## DATA TRANSFER AND LOGICAL INSTRUCTIONS

| BIn | : $=$ | load bit | page 125 |
| :---: | :---: | :---: | :---: |
| BYn | : $=$ | load byte |  |
| Hn | : $=$ | load halfword |  |
| Wn | : $=$ | load word |  |
| Fn | : $=$ | load float |  |
| Dn | : $=$ | load double float |  |
|  | B : $=$ | load local base | page 126 |
|  | $\mathrm{R}:=$ | load record base | page 127 |
| BIn | = | store bit | page 128 |
| BYn | = | store byte |  |
| Hn | = | store halfword |  |
| Wn | = | store word |  |
| Fn | = | store float |  |
| Dn | = | store double float |  |
|  | $B=$ : | local base store | page 129 |
|  | $\mathrm{R}=$ : | record base store | page 130 |
| BI | MOVE | move bit | page 131 |
| BY | MOVE | move byte |  |
| H | MOVE | move halfword |  |
| W | MOVE | move word |  |
| F | MOVE | move float |  |
| D | MOVE | move double float |  |
| BI | SWAP | bit swap | page 132 |
| BY | SWAP | byte swap |  |
| H | SWAP | halfword swap |  |
| W | SWAP | word swap |  |
| F | SWAP | float swap |  |
| D | SWAP | double float swap |  |
| BIn | COMP | register bit compare | page 133 |
| BYn | COMP | register byte compare |  |
| Hn | COMP | register halfword compare |  |
| Wn | COMP | register word compare |  |
| Fn | COMP | register float compare |  |
| Dn | COMP | register float compare |  |


| BI | COMP2 | bit compare | page 134 |
| :--- | :--- | :--- | :--- |
| BY | COMP2 | byte compare |  |
| H | COMP2 | halfword compare |  |
| W | COMP2 | word compare |  |
| F | COMP2 | float compare |  |
| D | COMP2 | double float compare | page 135 |
|  |  |  |  |
| BI | TEST | bit test against zero |  |
| BY | TEST | byte test against zero |  |
| H | TEST | halfword test against zero |  |
| W | TEST | word test against zero |  |
| F | TEST | float test against zero |  |
| D | TEST | double float test against zero |  |


| BYn | NEG | byte register negate | page 136 |
| :---: | :---: | :---: | :---: |
| Hn | NEG | halfword register negate |  |
| Wn | NEG | word register negate |  |
| Fn | NEG | float register negate |  |
| Dn | NEG | double float register negate |  |
| BIn | INV | bit invert register | page 137 |
| BYn | INV | byte invert register |  |
| Hn | INV | halfword invert register |  |
| Wn | INV | word invert register |  |
| Wn | INVC | word invert register with carry |  |
| BYn | ABS | byte absolute value | page 139 |
| Hn | ABS | halfword absolute value |  |
| Wn | ABS | word absolute value |  |
| Fn | ABS | float absolute value |  |
| Dn | ABS | double float absolute value |  |
| BIn | CLR | bit register clear | page 140 |
| BYn | CLR | byte register clear |  |
| Hn | CLR | halfword register clear |  |
| Wn | CLR | word register clear |  |
| Fn | CLR | float register clear |  |
| Dn | CLR | double float register clear |  |
| BI | STZ | bit store zero | page 141 |
| BY | STZ | byte store zero |  |
| H | STZ | halfword store zero |  |
| W | STZ | word store zero |  |
| F | STZ | float store zero |  |
| D | STZ | double float store zero |  |
| BI | SET1 | bit set to one | page 142 |
| BY | SET1 | byte set to one |  |
| H | SET1 | halfword set to one |  |
| W | SET1 | word set to one |  |
| F | SET1 | float set to one |  |
| D | SET1 | double float set to one |  |
| BY | INCR | byte increment | page 143 |
| H | INCR | halfword increment |  |
| W | INCR | word increment |  |
| F | INCR | float increment |  |
| D | INCR | double float increment |  |
| BY | DECR | byte decrement | page 144 |
| H | DECR | halfword decrement |  |
| W | DECR | word decrement |  |
| F | DECR | float decrement |  |
| D | DECR | double float decrement |  |
| BIn | AND | bit and register | page 145 |
| BYn | AND | byte and register |  |
| Hn | AND | halfword and register |  |
| Wn | AND | word and register |  |


| BIn | OR | bit or register | page 146 |
| :---: | :---: | :---: | :---: |
| BYn | OR | byte or register |  |
| Hn | OR | halfword or register |  |
| Wn | OR | word or register |  |
| BIn | XOR | bit exclusive or register | page 147 |
| BYn | XOR | byte exclusive or register |  |
| Hn | XOR | halfword exclusive or register |  |
| Wn | XOR | word exclusive or register |  |
| BY | SHL | byte shift logical | page 148 |
| H | SHL | halfword shift logical |  |
| W | SHL | word shift logical |  |
| BY | SHA | byte shift arithmetical | page 149 |
| H | SHA | halfword shift arithmetical |  |
| W | SHA | word shift arithmetical |  |
| BY | SHR | byte shift rotational | page 150 |
| H | SHR | halfword shift rotational |  |
| W | SHR | word shift rotational |  |
| BYn | GETBI | byte get bit | page 151 |
| Hn | GETBI | halfword get bit |  |
| Wn | GETBI | word get bit |  |
| BYn | PUTBI | byte put bit |  |
| Hn | PUTBI | halfword put bit |  |
| Wn | PUTBI | word put bit |  |
| BY | CLEBI | byte clear bit | page 153 |
| H | CLEBI | halfword clear bit |  |
| W | CLEBI | word clear bit |  |
| BY | SETBI | byte set bit |  |
| H | SETBI | halfword set bit |  |
| W | SETBI | word set bit |  |
| BYn | GETBF | byte get bit field | page 155 |
| Hn | GETBF | halfword get bit field |  |
| Wn | GETBF | word get bit field |  |
| BYn | PUTBF | byte put bit field |  |
| Hn | PUTBF | halfword put bit field |  |
| Wn | PUTBF | word put bit field |  |
| Fn | REM | float divide with remainder | page 157 |
| Dn | REM | double float divide with remainder |  |
| Fn | INT | float integer part | page 158 |
| Dn | INT | double float integer part |  |
| Fn | INTR | float integer part with rounding |  |
| Dn | INTR | double float integer part with rounding |  |
| BYn | AMODB | byte integer modulo | page 160 |
| Hn | AMODB | halfword integer modulo |  |
| Wn | AMODB | word integer modulo |  |
| F | ENTIER | float SIMULA entier function | page 161 |
| D | ENTIER | double float SIMULA entier function |  |

## ARITHMETICAL INSTRUCTIONS

| BYn | + | byte add | page 165 |
| :---: | :---: | :---: | :---: |
| Hn | + | halfword add |  |
| Wn | + | word add |  |
| Fn | + | floating add |  |
| Dn | + | double float add |  |
| BYn | - | byte subtract | page 166 |
| Hn | - | halfword subtract |  |
| Wn | - | word subtract |  |
| Fn | - | float subtract |  |
| Dn | - | double float subtract |  |
| BYn | * | byte multiply | page 167 |
| Hn | * | halfword multiply |  |
| Wn | * | word multiply |  |
| Fn | * | floating multiply |  |
| Dn | * | double float multiply |  |
| BYn | / | byte divide | page 168 |
| Hn | 1 | halfword divide |  |
| Wn | 1 | word divide |  |
| Fn | 1 | float divide |  |
| Dn | / | double float divide |  |
| BY | ADD2 | byte add two arguments | page 169 |
| H | ADD2 | halfword add two arguments |  |
| W | ADD2 | word add two arguments |  |
| F | ADD2 | float add two arguments |  |
| D | ADD2 | double float add two arguments |  |
| BY | SUB2 | byte subtract two arguments | page 170 |
| H | SUB2 | halfword subtract two arguments |  |
| W | SUB2 | word subtract two arguments |  |
| F | SUB2 | float subtract two arguments |  |
| D | SUB2 | double float subtract two arguments |  |
| BY | MUL2 | byte multiply two arguments | page 171 |
| H | MUL2 | halfword multiply two arguments |  |
| W | MUL2 | word multiply two arguments |  |
| F | MUL2 | float multiply two arguments |  |
| D | MUL2 | double float multiply two arguments |  |
| BY | DIV2 | byte divide two arguments | page 172 |
| H | DIV2 | halfword divide two arguments |  |
| W | DIV2 | word divide two arguments |  |
| F | DIV2 | float divide two arguments |  |
| D | DIV2 | double float divide two arguments |  |
| BY | ADD3 | byte add three arguments | page 173 |
| H | ADD3 | halfword add three arguments |  |
| W | ADD3 | word add three arguments |  |
| F | ADD3 | float add three arguments |  |
| D | ADD3 | double float add three arguments |  |


| BY | SUB3 | byte subtract three arguments | page 174 |
| :---: | :---: | :---: | :---: |
| H | SUB3 | halfword subtract three arguments |  |
| W | SUB3 | word subtract three arguments |  |
| F | SUB3 | float subtract three arguments |  |
| D | SUB3 | double float subtract three arguments |  |
| BY | MUL3 | byte multiply three arguments | page 175 |
| H | MUL3 | halfword multiply three arguments |  |
| W | MUL 3 | word multiply three arguments |  |
| F | MUL3 | float multiply three arguments |  |
| D | MUL3 | double float multiply three arguments |  |
| BY | DIV3 | byte divide three arguments | page 176 |
| H | DIV3 | halfword divide three arguments |  |
| W | DIV3 | word divide three arguments |  |
| F | DIV3 | float divide three arguments |  |
| D | DIV3 | double float divide three arguments |  |
| BYn | MUL4 | byte multiply with overflow | page 177 |
| Hn | MUL4 | halfword multiply with overflow |  |
| Wn | MUL4 | word multiply with overflow |  |
| BYn | DIV4 | byte divide with remainder | page 178 |
| Hn | DIV4 | halfword divide with remainder |  |
| Wn | DIV4 | word divide with remainder |  |
| Wn | UMUL | word unsigned multiplication | page 179 |
| Wn | UDIV | word unsigned divide | page 180 |
| Wn | ADDC | word add with carry | page 181 |
| Wn | SUBC | word subtract with carry | page 182 |
| BYn | MULAD | byte multiply and add | page 183 |
| Hn | MULAD | halfword multiply and add |  |
| Wn | MULAD | word multiply and add |  |
| Fn | MULAD | float multiply and add |  |
| Dn | MULAD | double float multiply and add |  |
| BYn | PSUM | byte add and multiply | page 184 |
| Hn | PSUM | halfword add and multiply |  |
| Wn | PSUM | word add and multiply |  |
| Fn | PSUM | float add and multiply |  |
| Dn | PSUM | double float add and multiply |  |

MATHEMATICAL FUNCTIONS

| Fn | AXI | float $\langle\mathrm{A}\rangle$ to the $\langle\mathrm{I}\rangle^{\prime}$ 'th power | page 187 |
| :---: | :---: | :---: | :---: |
| Dn | AXI | double float <A> to the $\langle I\rangle$ 'th power |  |
| BYn | IXI | byte $\langle I\rangle$ to the $\langle J\rangle$ 'th power | page 188 |
| Hn | IXI | halfword $\langle I\rangle$ to the $\langle J\rangle$ 'th power |  |
| Wn | IXI | word $\langle I\rangle$ to the $\langle J\rangle$ 'th power |  |
| Fn | POLY | floating polynomial | page 189 |
| Dn | POLY | double float polynomial |  |
| Fn | SQRT | float square root | page 190 |
| Dn | SQRT | double float square root |  |
| Fn | SIN | float sine | page 191 |
| Dn | SIN | double float sine |  |
| Fn | ASIN | float arc sine | page 192 |
| Dn | ASIN | double float arc sine |  |
| Fn | COS | float cosine | page 193 |
| Dn | cos | double float cosine |  |
| Fn | ACOS | float arc cosine | page 194 |
| Dn | ACOS | double float arc cosine |  |
| Fn | TAN | float tangent | page 195 |
| Dn | TAN | double float tangent |  |
| Fn | ATAN | float arc tangent | page 196 |
| Dn | ATAN | double float arc tangent |  |
| Fn | ATAN2 | float two argument arc tangent | page 197 |
| Dn | ATAN2 | double float two argument arc tangent |  |
| Fn | EXP | float exponential | page 198 |
| Dn | EXP | double float exponential |  |
| Fn | ALOG | float natural logarithm | page 199 |
| Dn | ALOG | double float natural logarithm |  |
| Fn | ALOG2 | float binary logarithm | page 200 |
| Dn | ALOG2 | double float binary logarithm |  |
| Fn | ALOG10 | float common logarithm | page 201 |
| Dn | ALOG10 | double float common logarithm |  |

## CONTROL INSTRUCTIONS

| GO:B | jump byte |  | page 205 |
| :---: | :---: | :---: | :---: |
| GO: H | jump halfword |  |  |
| GO:W | jump word |  |  |
| JUMPG | jump general |  | page 206 |
| $\mathrm{IF}=\mathrm{GO}$ | $\mathrm{Z}=1$ | equal | page 207 |
| IF Z GO |  | (alt. assembly notation) |  |
| IF $=\mathrm{GO}: \mathrm{B}$ |  | byte displacement |  |
| $\mathrm{IF}=\mathrm{GO}: \mathrm{H}$ |  | halfword displacement |  |
| IF >< GO | $\mathrm{Z}=0$ | unequal | page 207 |
| IF -Z GO |  | (alt. assembly notation) |  |
| IF >< GO:B |  | byte displacement |  |
| IF >< GO: H |  | halfword displacement |  |
| IF > GO | $\mathrm{S}=0$ and $\mathrm{Z}=0$ | greater signed | page 207 |
| $\mathrm{IF}>\mathrm{GO}: \mathrm{B}$ |  |  |  |
| $\mathrm{IF}>\mathrm{GO}: \mathrm{H}$ |  |  |  |
| IF < GO | $S=1$ | less signed | page 207 |
| IF S GO |  | (alt. assembly notation) |  |
| IF < GO: ${ }^{\text {c }}$ |  |  |  |
| IF < GO:H |  |  |  |
| $\mathrm{IF}>=\mathrm{GO}$ | $\mathrm{S}=0$ |  | page 207 |
| IF -S GO |  | (alt. assembly notation) |  |
| $\mathrm{IF}>=\mathrm{GO}: \mathrm{B}$ |  |  |  |
| $\mathrm{IF}>=\mathrm{GO}: \mathrm{H}$ |  |  |  |
| IF < $=$ GO | $S=1$ or $Z=1$ | less or equal signed | page 207 |
| IF < $=\mathrm{GO}: \mathrm{B}$ |  |  |  |
| IF < $=\mathrm{GO}: \mathrm{H}$ |  |  |  |
| IF K GO | $\mathrm{K}=1$ | f1ag | page 207 |
| IF K GO: ${ }^{\text {a }}$ |  |  |  |
| IF K GO: H |  |  |  |
| IF -K GO | $\mathrm{K}=0$ | not flag | page 207 |
| IF -K GO:B |  |  |  |
| IF -K GO:H |  |  |  |
| IF >> GO | $\mathrm{C}=1$ and $\mathrm{Z}=0$ | greater magnitude | page 207 |
| IF >> GO:B |  |  |  |
| IF $\gg \mathrm{GO}: \mathrm{H}$ |  |  |  |
| $\mathrm{IF} \gg=\mathrm{GO}$ | $C=1$ | greater or equal magnitude | page 207 |
| IF C GO |  | (alt. assembly notation) |  |
| $\mathrm{IF} \gg=\mathrm{GO}: \mathrm{B}$ |  |  |  |
| $\mathrm{IF} \gg=\mathrm{GO}: \mathrm{H}$ |  |  |  |
| IF << GO | $\mathrm{C}=0$ | less magnitude | page 207 |
| IF -C GO |  | (alt. assembly notation) |  |
| IF << GO:B |  |  |  |

IF \ll GO:H
IF <<= GO $\mathrm{C}=0$ or $\mathrm{Z}=1$ less or equal magnitude page 207
IF く<= GO:B
IF <<= GO:H

IF ST GO
specified bit in status page 207
IF ST GO:B
IF ST GO:H

IF -ST GO specified bit in status page 207
IF -ST GO:B
IF -ST GO: H

| BY | LOOPI:B | byte loop increment | page 209 |
| :--- | :--- | :--- | :--- |
| BY | LOOPI:H | byte loop increment |  |
| H | LOOPI:B | halfword loop increment |  |
| H | LOOPI:H | halfword loop increment |  |
| W | LOOPI:B | word loop increment |  |
| W | LOOPI:H | word loop increment |  |
| F | LOOPI:B | float loop increment |  |
| F | LOOPI:H | float loop increment |  |
| D | LOOPI:B | double float loop increment |  |
| D | LOOPI:H | double float loop increment |  |

BY LOOPD:B byte loop decrement page 211

BY LOOPD:H byte loop decrement
H LOOPD:B halfword loop decrement
H LOOPD:H halfword loop decrement
W LOOPD:B word loop decrement
W LOOPD:H word loop decrement
F LOOPD: B float loop decrement
F LOOPD:H float loop decrement
D LOOPD:B double float decrement
D LOOPD:H double float decrement

BY LOOP:B byte loop general step page 213
BY LOOP:H byte loop general step
H LOOP:B halfword loop general step
H LOOP:H halfword loop general step
W LOOP:B word loop general step
W LOOP:H word loop general step
F LOOP:B float loop general step
F LOOP:H float loop general step
D LOOP:B double float loop general step
D LOOP:H double float loop general step

| CALLG | call subroutine general |  |
| :--- | :--- | :--- |
| CALL | call subroutine absolute | page 215 |
|  |  | page 216 |
| INIT | initialize stack |  |
|  |  | page 217 |
| ENTM | enter module |  |
| ENTD | enter subroutine directly | page 219 |
| ENTS | enter stack subroutine | page 220 |
| ENTF | enter subroutine | page 221 |
| ENTSN | enter max argument stack subroutine | page 222 |
| ENTFN | enter max argument subroutine | page 221 |
| ENTT | enter trap handler | page 222 |
| ENTB | enter buddy subroutine | page 223 |
|  |  | page 225 |
| RET | clear flag return from subroutine | page 226 |
| RETK | set flag return from subroutine | page 226 |
| RETD | return from direct subroutine | page 226 |
| RETT | trap handler return | page 226 |
| IF K RET | if flag set subroutine return | page 226 |
| RETB | buddy subroutine return | page 226 |
| RETBK | set flag buddy subroutine return | page 226 |

STRING INSTRUCTIONS

| BI | SMOVE | bit string move | page 234 |
| :---: | :---: | :---: | :---: |
| BY | SMOVE | byte string move |  |
| H | SMOVE | halfword string move |  |
| W | SMOVE | word string move |  |
| F | SMOVE | float string move |  |
| D | SMOVE | double float string move |  |
| BY | SMVWH | byte move string while | page 235 |
| BY | SMVUN | byte move string until | page 236 |
| BY | SMVTR | move translated string | page 237 |
| BY | SMVTU | move string translated until | page 238 |
| BI | SMOVN | string move n bits | page 239 |
| BY | SMOVN | string move $n$ bytes |  |
| H | SMOVN | string move n halfwords |  |
| W | SMOVN | string move n words |  |
| F | SMOVN | string move $n$ floats |  |
| D | SMOVN | string move n double floats |  |
| BIn | SFILL | bit string fill | page 240 |
| Bn | SFILL | byte string fill |  |
| Hn | SFILL | halfword string fill |  |
| Wn | SFILL | word string fill |  |
| Fn | SFILL | float string fill |  |
| Dn | SFILL | double float string fill |  |
| BIn | SFILLN | string fill n bits | page 241 |
| BYn | SFILLN | string fill n bytes |  |
| Hn | SFILLN | string fill n halfwords |  |
| Wn | SFILLN | string fill n words |  |
| Fn | SFILLN | string fill n floats |  |
| Dn | SFILLN | string fill n double floats |  |
| BY | SCOMP | string compare | page 242 |
| BY | SCOTR | string compare translated | page 243 |
| BY | SCOPA | string compare with pad | page 244 |
| BY | SCOPT | string compare translated with pad | page 245 |
| BY | SSKIP | skip elements | page 246 |
| BI | SLOCA | string locate bit | page 247 |
| BY | SLOCA | string locate byte | page 247 |
| BY | SSCAN | string scan | page 248 |
| BY | SSPAN | string span | page 249 |
| BY | SMATCH | string match | page 250 |
| BY | SSPAR | set parity in string | page 251 |
| BY | SCHPAR | check parity in string | page 252 |


| BY | BMOVE | byte block move | page 255 |
| :---: | :---: | :---: | :---: |
| H | BMOVE | halfword block move |  |
| W | BMOVE | word block move |  |
| F | BMOVE | float block move |  |
| D | BMOVE | double float block move |  |
| BI | BYCONV | bit to byte convert | page 256 |
| BI | HCONV | bit to halfword convert |  |
| BI | WCONV | bit to word convert |  |
| BI | FCONV | bit to float convert |  |
| BI | DCONV | bit to double float convert |  |
| BY | BICONV | byte to bit convert | page 256 |
| BY | HCONV | byte to halfword convert |  |
| BY | WCONV | byte to word convert |  |
| BY | FCONV | byte to float convert |  |
| BY | DCONV | byte to double float convert |  |
| H | BICONV | halfword to bit convert | page 256 |
| H | BYCONV | halfword to byte convert |  |
| H | WCONV | halfword to word convert |  |
| H | FCONV | halfword to float convert |  |
| H | DCONV | halfword to double float convert |  |
| W | BICONV | word to bit convert | page 256 |
| W | BYCONV | word to byte convert |  |
| W | HCONV | word to halfword convert |  |
| W | FCONV | word to float convert |  |
| W | DCONV | word to double float convert |  |
| F | BICONV | float to bit convert | page 256 |
| F | BYCONV | float to byte convert |  |
| F | HCONV | float to halfword convert |  |
| F | WCONV | float to word convert |  |
| F | DCONV | float to double float convert |  |
| D | BICONV | double float to bit convert | page 256 |
| D | BYCONV | double float to byte convert |  |
| D | HCONV | double float to halfword convert |  |
| D | WCONV | double float to word convert |  |
| D | FCONV | double float to float convert |  |
| F | BYCONR | float to byte convert with rounding | page 258 |
| D | BYCONR | double float to byte convert with rounding |  |
| F | HCONR | float to halfword convert with rounding |  |
| D | HCONR | double float to halfword convert with rounding |  |
| F | WCONR | float to word convert with rounding |  |
| D | WCONR | double float to word convert with rounding |  |
| W | FCONR | word to float convert with rounding | page 258 |
| D | FCONR | double float to float convert with rounding |  |
| BIn | LADDR | bit load address | page 259 |
| BYn | LADDR | byte load address |  |
| Hn | LADDR | halfword load address |  |

$\left.\begin{array}{lll}\text { Wn } & \text { LADDR } & \text { word load address } \\ \text { Fn LADDR } & \text { float load address } \\ \text { Dn } & \text { LADDR } & \text { double float load address }\end{array}\right]$ page 260

## SPECIAL INSTRUCTIONS

|  | SOLO | disable process switch | page 277 |
| :---: | :---: | :---: | :---: |
|  | TUTTI | enable process switch | page 278 |
| BYn | TSET | test and set | page 279 |
|  | BP | break point instruction | page 280 |
|  | SETE | set bit in trap enable register | page 281 |
|  | CLTE | clear bit in trap enable register | page 282 |
|  | L : = | load link register | page 283 |
|  | HL : = | load upper limit register |  |
|  | LL := | load lower limit register |  |
|  | ST1 := | load first status register |  |
|  | OTE1 : = | load first own trap enable register |  |
|  | OTE2 : = | load second own trap enable register |  |
|  | TOS : $=$ | load top of stack register |  |
|  | THA : | load trap handler register |  |
|  | $\mathrm{L}=$ : | store link register | page 284 |
|  | HL = : | store upper limit register |  |
|  | LL = : | store lower limit register |  |
|  | ST1 = : | store first status register |  |
|  | OTE1 =: | store first own trap enable register |  |
|  | OTE2 = : | store second own trap enable register |  |
|  | MTE2 = | store first mother trap enable register |  |
|  | MTE1 =: | store second mother trap enable register |  |
|  | CTE1 = | store first child trap enable register |  |
|  | CTE2 = | store second child trap enable register |  |
|  | TEMM1 = : | store first trap enable modification mask |  |
|  | TEMM2 =: | store second trap enable modification mask |  |
|  | CED = : | store current executing domain register |  |
|  | CAD = : | store current alternative domain register |  |
|  | PS = : | store process segment register |  |
|  | TOS = : | store top of stack register |  |
|  | THA = : | store trap handler register |  |
|  | $\mathrm{P}=$ : | store program counter |  |
|  |  | load most sign. part of double float reg. | page 285 |
|  | En : $=$ | load least sign. part of double float reg. |  |
|  | An = : | store most sign. part of double float reg. |  |
|  | En $=$ : | store least sign. part of double float reg. |  |
|  | DCC | data clear cache | page 286 |
|  | DDIRT | dump dirty | page 287 |
|  | PCC | program clear cache | page 288 |
|  | DMON | data memory management on | page 289 |
|  | PMON | program memory management on | page 290 |
|  | DMOF | data memory management off | page 291 |
|  | PMOF | program memory management off | page 292 |
| BIn | RWIP | read Written In Page bit | page 293 |
| Hn | RWIP | read Written In Page group |  |
| BI | ZWIP | clear Written In Page bit | page 294 |


|  | CWIP | clear Written In Page table | page 295 |
| :---: | :---: | :---: | :---: |
| BIn | RPGU | read PaGe Used bit | page 296 |
| Hn | FPPGU | read PaGe Used group |  |
| BI | ZPGU | clear PaGe Used bit | page 297 |
|  | CPGU | clear PaGe Used table | page 298 |
| Hn | RIOM | read ND-100 memory | page 299 |
|  | PCTSB | clear program translation speedup buffer | page 300 |
|  | DCTSB | clear data translation speedup buffer | page 300 |
| BIn | RDUS | load bit bypassing cache | page 301 |
| BYn | RDUS | load byte bypassing cache |  |
| Hn | RDUS | load halfword bypassing cache |  |
| Wn | RDUS | load word bypassing cache |  |
| BY | RHOLE | read from NUCLEUS hole | page 303 |
| BY | WHOLE | write to NUCLEUS hole | page 304 |
| W1 | SEND | send to port | page 305 |
| W1 | RECVE | receive from port | page 306 |
|  | SREGBL | save register block | page 309 |
|  | LREGBL | load register block | page 310 |
|  | SCNTXT | save context block | page 311 |
|  | LCNTXT | load context block | page 312 |
| Wn | REXT | read from device external to CPU | page 313 |
| Wn | WEXT | write to device external to CPU | page 314 |
|  | TOSSP | special load of TOS | page 315 |
|  | RPHS | read from physical address | page 316 |
|  | WPHS | write to physical address | page 317 |
|  | CAD : = | load alternative domain register | page 318 |
|  | JUMPS | call supervisor | page 319 |
|  | SVERS | store version | page 320 |
|  | SCPUNO | store CPU number | page 321 |
| tn | PHYLADR | get physical address | page 322 |

BCD INSTRUCTIONS (Option)

| PADD | packed add | page 330 |
| :--- | :--- | :--- |
| PADDR | packed add rounded | page 330 |
| PSUB | packed subtract |  |
| packed subtract rounded | page 331 |  |
| PMPY | packed multiply | page 331 |
| PMPYR | packed multiply rounded | page 332 |
| PCOMP | packed compare | page 332 |
| PSHIFT | packed shift | page 333 |
| PSHIFTR | packed shift rounded | page 334 |
| PPACK | convert ASCII to packed | page 334 |
| PPACKR | convert ASCII to packed rounded | page 335 |
| PUPACK | convert packed to ASCII | page 335 |
| PUPACKR | convert packed to ASCII rounded | page 336 |
| PWCONV | convert packed to binary | page 336 |
| WPCONV | convert binary to binary | page 337 |

$\bullet$
-

0

0

| Legal data formats | Assembly notation | Name | Page |
| :---: | :---: | :---: | :---: |
| BY H W F D | tn * | multiply | 167 |
| BY H W F D | tn + | add | 165 |
| BY H W F D | tn | subtract | 166 |
| BY H W F D | tn / | divide | 168 |
| BI BY H W F D | tn : $=$ | load | 125 |
| BI BY H W F D | tn | store | 128 |
| BY H W F D | tn ABS | absolute value | 139 |
| F D | tn ACOS | arc cosine | 194 |
| BY H W F D | t ADD2 | add two arguments | 169 |
| BY H W F D | t ADD3 | add three arguments | 173 |
| W | t ADDC | add with carry | 181 |
| F D | tn ALOG | natural logarithm | 199 |
| F D | tn ALOG10 | common logarithm | 201 |
| F D | tn ALOG2 | binary logarithm | 200 |
| BI BY H W | tn AND | AND register | 145 |
| BY H W | tn AMODB | integer modulo | 160 |
| F D | tn ASIN | arc sine | 192 |
| F D | tn ATAN | arc tangent | 196 |
| F D | tn ATAN2 | arc tangent two argument | 197 |
| F D | tn AXI | register $\langle A\rangle$ to the $\langle I\rangle$ 'th power | 187 |
|  | An : $=$ | load most significant part of double float reg | 285 |
|  | An $=$ : | store most significant part of double float reg | 285 |
|  | B : $=$ | load local base | 126 |
|  | $\mathrm{B}=$ : | local base store | 129 |
| BI BY H W F D | t BLADDR | load address local | 261 |
| BY H W F D | $t$ BMOVE | block move | 255 |
|  | BP | break point instruction | 280 |
| BI HW F D | $t$ BYCONR | convert to byte with rounding | 258 |
| BI HWFD | $t$ BYCONV | convert to byte | 256 |
|  | CAD : $=$ | load alternative domain register | 318 |
|  | CAD $=$ : | store alternative domain register | 284 |
|  | CALL | call subroutine absolute | 216 |
|  | CALLG | call subroutine general | 215 |
|  | CED = : | store current executing domain reg. | 284 |
| W | tn CHAIN | load address of multilevel link | 262 |
| BY H W | tn CIND | calculate index | 264 |
| BY H W | t CLEBI | clear bit | 153 |
|  | CLINIT | initialize local clock | 272 |
| BI BY H W F D | tn CLR | register clear | 140 |
|  | CLREAD | read local clock | 273 |
|  | CLRK | clear flag | 267 |
|  | CLTE | clear bit in trap enable register | 282 |
| BI BY H W F D | tn COMP | register compare | 133 |
| BI BY H W F D | $t$ COMP2 | compare | 134 |
| F D | tn COS | cosine | 193 |
|  | CPGU | clear page used table | 298 |
|  | CTE1 = : | store first child trap enable reg. | 284 |
|  | CTE2 = : | store second child trap enable reg. | 284 |
|  | CWIP | clear written in page table | 295 |
|  | DCC | data cache clear | 286 |
| BI BY H W F | t DCONV | convert to double float | 256 |
|  | DCTSB | clear data TSB | 300 |


| Legal <br> data formats |  | embly ation | Name | Page |
| :---: | :---: | :---: | :---: | :---: |
|  |  | DDIRT | dump dirty | 287 |
| BY H W F D | t | DECR | decrement | 144 |
| BY H W F D | t | DIV2 | divide two arguments | 172 |
| BY H W F D | t | DIV3 | divide three arguments | 176 |
| BY H W F D | tn | DIV4 | divide with remainder | 178 |
|  |  | DMOF | data memory management off | 291 |
|  |  | DMON | data memory management on | 289 |
|  |  | ENTB | enter buddy subroutine | 225 |
|  |  | ENTD | enter subroutine directly | 220 |
|  |  | ENTF | enter subroutine | 222 |
|  |  | ENTFN | enter max argument subroutine | 222 |
| F D | t | ENTIER | SIMULA entier function | 161 |
|  |  | ENTM | enter module | 219 |
|  |  | ENTS | enter stack subroutine | 221 |
|  |  | ENTSN | enter max argument stack subroutine | 221 |
|  |  | ENTT | enter trap handler | 223 |
|  |  | En : $=$ | load least significant part of double float register | 285 |
|  |  | $\mathrm{En}=:$ | store least significant part of double float register | 285 |
| F D | tn | EXP | exponential | 198 |
| W D | t | FCONR | convert to float with rounding | 258 |
| BI BY H W D | t | FCONV | convert to float | 256 |
|  |  | FREEB | free buddy | 269 |
| W | t | GETB | get buddy | 268 |
| BY H W | tn | GETBF | get bit field | 155 |
| BY H W | tn | GETBI | get bit | 151 |
|  |  | GO:B | jump byte | 205 |
|  |  | GO: H | jump halfword | 205 |
|  |  | GO:W | jump word | 205 |
| F D | t | HCONR | convert to halfword with rounding | 258 |
| BI BY W F D | t | HCONV | convert to halfword | 256 |
|  |  | $\text { HL : }=$ | load upper limit register | 283 |
|  |  | HL = : | store upper limit register | 284 |
| BY H |  | IF -ST | $t$ jump if status bit not set | 207 |
| BY H |  | IF -C | jump if magnitude less | 207 |
| BY H |  | IF -K | jump if flag not set | 207 |
| BY H |  | IF -S | jump if signed greater or equal | 207 |
| BY H |  | IF -Z | jump if not equal | 207 |
| BY H |  | IF<rel | $t$ jump if relation true | 207 |
| BY H |  | IF C | jump if magnitude greater or equal | 207 |
| BY H |  | IF K | jump if flag set | 207 |
| BY H |  | IF K R | subroutine return if flag set | 207 |
| BY H |  | IF S | jump if signed less | 207 |
| BY H |  | IF ST | jump if specified status bit set | 207 |
| BY H |  | IF Z | jump if equal | 207 |
| BY H W F D | t | INCR | increment | 143 |
|  |  | INIT | initialize stack | 217 |
| F D | tn | INT | float integer part | 158 |
| F D | tn | INTR | float integer part with rounding | 159 |
| BI BY H W | tn | INV | invert register | 137 |
| W | tn | INVC | word invert register with carry | 138 |


| Legal data formats | Assembly notation | Name | Page |
| :---: | :---: | :---: | :---: |
| F D | tn IXI | register I to the $\langle J\rangle '$ th power | 188 |
|  | JUMPG | jump general | 206 |
|  | JUMPS | call supervisor | 319 |
|  | L : $=$ | load link register | 283 |
|  | $\mathrm{L}=$ : | store link register | 284 |
| BI BY H W F D | tn LADDR | load address | 259 |
|  | LCNTXT | load context block | 312 |
| BY H W | tn LIND | load index | 263 |
|  | LL : = | load lower limit register | 283 |
|  | LL = : | store lower limit register | 284 |
| BY H W F D | t LOOP:B | loop general step | 213 |
| BY H WF D | t LOOP: H | loop general step | 213 |
| BY H W F D | t LOOPD:B | loop decrement | 211 |
| BY H WF D | t LOOPD: H | loop decrement | 211 |
| BY H W F D | t LOOPI:B | loop increment | 209 |
| BY H W F D | t LOOPI:H | loop increment | 209 |
|  | LREGBL | load register block | 310 |
| BI BY H W F D | t MOVE | move | 131 |
|  | MTE1 = : | store first mother trap enable re | 284 |
|  | MTE2 = : | store second mother trap enable r | . 284 |
| BY H W F D | t MUL2 | multiply two arguments | 171 |
| BY H W F D | t MUL3 | multiply three arguments | 175 |
| BY HWF D | tn MUL4 | multiply with overflow | 177 |
| BY H W F D | tn MULAD | multiply and add | 183 |
|  | NCPLC | convert ND-500 descriptor to | 271 |
|  |  | PLANC descriptor |  |
| BY H W F D | tn NEG | register negate | 136 |
|  | NOOP | no operation | 265 |
| BI BY H W | tn OR | OR register | 146 |
|  | OTE1 := | load first own trap enable reg. | 283 |
|  | OTE1 = : | store first own trap enable reg. | 284 |
|  | OTE2 := | load second own trap enable reg. | 283 |
|  | OTE2 = : | store second own trap enable reg. | 284 |
|  | $\mathrm{P}=$ : | store program counter | 284 |
|  | PADD | packed add | 330 |
|  | PADDR | packed add rounded | 330 |
|  | PCC | program cache clear | 288 |
|  | PCOMP | packed compare | 333 |
|  | PCTSB | clear program TSB | 300 |
|  | tn PHYLADR | get physical address | 322 |
| W | PLCCN | convert PLANC descriptor to ND-500 descriptor | 270 |
|  | PMOF | program memory management off | 292 |
|  | PMON | program memory management on | 290 |
|  | PMPY | packed multiply | 332 |
|  | PMPYR | packed multiply rounded | 332 |
| F D | tn POLY | polynomial | 189 |
|  | PPACK | convert ASCII to packed | 335 |
|  | PPACKR | convert ASCII to packed rounded | 335 |
|  | PS = : | store process segment register | 284 |
|  | PSHIFT | packed shift | 334 |
|  | PSHIFTR | packed shift rounded | 334 |
|  | PSUB | packed subtract | 331 |
|  | PSUBR | packed subtract rounded | 331 |


| Legal <br> data formats | Assembly notation | Name | Page |
| :---: | :---: | :---: | :---: |
| BY H W F D | tn PSUM | add and multiply | 184 |
|  | PUPACK | convert packed to ASCII | 336 |
|  | PUPACKR | convert packed to ASCII rounded | 336 |
| BY H W | tn PUTBF | put bit field | 156 |
| BY H W | tn PUTBI | put bit | 152 |
| W | tn PWCONV | convert packed to binary word | 337 |
|  | R : $=$ | load record base | 127 |
|  | $\mathrm{R}=$ : | record base store | 130 |
| BI BY H W | tn RDUS | read bypassing cache | 301 |
| W | RECVE | receive from port | 306 |
| F D | tn REM | divide with remainder | 157 |
|  | RET | clear flag return from subroutine | 226 |
|  | RETB | buddy subroutine return | 226 |
|  | RETBK | set flag buddy subroutine return | 226 |
|  | RETD | return from direct subroutine | 226 |
|  | RETK | set flag subroutine return | 226 |
|  | RETT | trap handler return | 226 |
| W | REXT | read from device external to CPU | 313 |
| BY | RHOLE | read from NUCLEUS hole | 303 |
| H | t RIOM | read ND-100 memory | 299 |
| BI BY H W F D | t RLADDR | load address record | 260 |
| BI H | tn RPGU | read page used table | 296 |
|  | RPHS | read from physical address | 316 |
| BI H | tn RWIP | read written in page table | 293 |
| BY | $t$ SCHPAR | check parity in string | 252 |
|  | SCNTXT | save context block | 311 |
| BY | $t$ SCOMP | string compare | 242 |
| BY | $t$ SCOPA | string compare with pad | 244 |
| BY | $t$ SCOPT | string compare translated with pad | 245 |
| BY | $t$ SCOTR | string compare translated | 243 |
|  | SCPUNO | store CPU number | 321 |
| W | SEND | send to port | 305 |
| BI BY H W F D | t SET1 | set to one | 142 |
| BY H W | t SETBI | set bit | 154 |
|  | SETE | set bit in trap enable register | 281 |
|  | SETK | set flag | 266 |
| BI BY H W F D | tn SFILL | string fill | 240 |
| BI BY H W F D | tn SFILLN | string fill n elements | 241 |
| BY H W | $t$ SHA | shift arithmetical | 149 |
| BY H W | t SHL | shift logical | 148 |
| BY H W | t SHR | shift rotational | 150 |
| F D | tn SIN | sine | 191 |
| BI BY | $t$ SLOCA | string locate | 247 |
| BY | $t$ SMATCH | string match | 250 |
| BI BY H W F D | $t$ SMOVE | string move | 234 |
| BI BY H W F D | t SMOVN | string move n elements | 239 |
| BY | t SMVTR | move translated string | 237 |
| BY | t SMVTU | move string translated until | 238 |
| BY | t SMVUN | move string until | 236 |
| BY | t SMVWH | move string while | 235 |
|  | SOLO | disable process switch | 277 |
| F D | tn SQRT | register square root | 190 |
|  | SREGBL | save register block | 309 |
| BY | $t$ SSCAN | string scan | 248 |


| Legal <br> data formats | Assembly notation | Name | Page |
| :---: | :---: | :---: | :---: |
| BY | t SSKIP | skip elements | 246 |
| BY | $t$ SSPAN | string span | 249 |
| BY | $t$ SSPAR | set parity in string | 251 |
|  | ST1 := | load first status register | 283 |
|  | ST1 =: | store first status register | 284 |
| BI BY H W F D | t STZ | store zero | 141 |
| BY H W F D | t SUB2 | subtract two arguments | 170 |
| BY H W F D | t SUB3 | subtract three arguments | 174 |
| W | tn SUBC | subtract with carry | 182 |
|  | SVERS | store microprogram version | 320 |
| BI BY H W F D | $t$ SWAP | swap | 132 |
| F D | tn TAN | tangent | 195 |
|  | TEMM1 $=$ : | store 1st trap enable mod. mask | 284 |
|  | TEMM2 $=$ : | store 2nd trap enable mod. mask | 284 |
| BI BY H W F D | $t$ TEST | test against zero | 135 |
|  | THA := | load trap handler register | 283 |
|  | THA = : | store trap handler register | 284 |
|  | TOS := | load top of stack register | 283 |
|  | TOS = : | store top of stack register | 284 |
|  | TOSSP | special load of TOS | 315 |
| W | tn TSET | test and set | 279 |
|  | TUTTI | enable process switch | 278 |
| W | tn UDIV | unsigned divide | 180 |
| W | tn UMUL | unsigned multiply | 179 |
| BI BY H F D | $t$ WCONR | convert to word with rounding | 258 |
| BI BY H F D | $t$ WCONV | convert to word | 256 |
| W | WEXT | write to device external to CPU | 314 |
| BY | WHOLE | write to NUCLEUS hole | 304 |
| W | tn WPCONV | convert word to packed | 338 |
|  | WPHS | write to physical address | 317 |
| BI BY H W | tn XOR | exclusive OR register | 147 |
| BI | ZPGU | reset page used table bit | 297 |
| BI | ZWIP | reset written in page table bit | 294 |

- 

0
-

Appendices $G$ and $H$ are connected through a reference number (column Ref.). The numbers found in the cross reference table of appendix $H$ correspond to the reference number in appendix $G$. This helps translation from instruction codes, as found when dumping programs, to named instructions.

|  | BI | BY | H | W | F | D | Ref. | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tn : $=$ | 176004 | 004 | 010 | 014 | 020 | 024 | 1 | 125 |
| B := |  |  |  | 176010 |  |  | 2 | 126 |
| R := |  |  |  | 030 |  |  | 3 | 127 |
| tn $=$ : | 176014 | 034 | 176020 | 040 | 044 | 050 | 4 | 128 |
| B $=$ : |  |  |  | 176012 |  |  | 5 | 129 |
| $\mathrm{R}=$ : |  |  |  | 176011 |  |  | 6 | 130 |
| $t$ MOVE | 176013 | 031 | 176024 | 032 | 033 | 054 | 7 | 131 |
| t SWAP | 176275 | 176276 | 176277 | 122 | 176334 | 176335 | 8 | 132 |
| tn COMP | 176030 | 060 | 176034 | 064 | 070 | 074 | 9 | 133 |
| t COMP2 | 176025 | 055 | 176026 | 056 | 057 | 100 | 10 | 134 |
| t TEST | 101 | 102 | 103 | 104 | 105 | 106 | 11 | 135 |
| tn NEG |  | 177010 | 177014 | 220 | 224 | 224 | 12 | 136 |
| tn INV | 177020 | 177024 | 177030 | 230 |  |  | 13 | 137 |
| tn INVC |  |  |  | 177420 |  |  | 14 | 138 |
| tn ABS |  | 177400 | 177404 | 177410 | 177414 | 177414 | 15 | 139 |
| tn CLR | 204 | 204 | 204 | 204 | 210 | 214 | 16 | 140 |
| t STZ | 176205 | 110 | 111 | 112 | 113 | 114 | 17 | 141 |
| t SET1 | 176206 | 176207 | 176210 | 115 | 107 | 176211 | 18 | 142 |
| t INCR |  | 176212 | 116 | 117 | 120 | 176213 | 19 | 143 |
| $t$ DECR |  | 176214 | 176215 | 121 | 176216 | 176217 | 20 | 144 |
| tn AND | 176714 | 176220 | 176224 | 344 |  |  | 21 | 145 |
| tn OR | 176770 | 176230 | 176234 | 240 |  |  | 22 | 146 |
| tn XOR | 176774 | 176240 | 176244 | 244 |  |  | 23 | 147 |
| $t$ SHL |  | 176250 | 176251 | 176252 |  |  | 24 | 148 |
| $t$ SHA |  | 176253 | 176254 | 176255 |  |  | 25 | 149 |
| $t$ SHR |  | 176256 | 176257 | 176260 |  |  | 26 | 150 |
| tn GETBI |  | 176264 | 176270 | 176720 |  |  | 27 | 151 |
| tn PUTBI |  | 176724 | 176730 | 176734 |  |  | 28 | 152 |
| t CLEBI |  | 177175 | 177176 | 177177 |  |  | 29 | 153 |
| t SETBI |  | 177200 | 177201 | 177202 |  |  | 30 | 154 |
| tn GETBF |  | 176740 | 176744 | 176750 |  |  | 31 | 155 |
| tn PUTBF |  | 176754 | 176760 | 176764 |  |  | 32 | 156 |
| tn AMODB |  | 177674 | 177700 | 177704 |  |  | 33 | 160 |
| tn REM |  |  |  |  | 177130 | 177134 | 34 | 157 |
| tn INT |  |  |  |  | 177140 | 177144 | 35 | 158 |
| tn INTR |  |  |  |  | 177150 | 177154 | 36 | 159 |
| tn + |  | 176064 | 176070 | 124 | 130 | 134 | 37 | 165 |
| tn - |  | 176074 | 176100 | 140 | 144 | 150 | 38 | 166 |
| tn * |  | 176104 | 176110 | 154 | 160 | 164 | 39 | 167 |
| tn / |  | 176114 | 176120 | 170 | 174 | 350 | 40 | 168 |
| t ADD2 |  | 176027 | 176124 | 123 | 176126 | 176127 | 41 | 169 |
| t SUB2 |  | 176130 | 176131 | 340 | 176133 | 176134 | 42 | 170 |
| t MUL2 |  | 176135 | 176136 | 176137 | 176140 | 176141 | 43 | 171 |
| t DIV2 |  | 176142 | 176143 | 176144 | 176145 | 176146 | 44 | 172 |

BI BY H W F W $\quad$ W

| t ADD3 | 176147 | 176150 | 176151 | 176152 | 176153 | 45 | 173 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t$ SUB3 | 176154 | 176155 | 176156 | 176157 | 176160 | 46 | 174 |
| t MUL3 | 176161 | 176162 | 176163 | 176164 | 176165 | 47 | 175 |
| t DIV3 | 176166 | 176167 | 176170 | 176171 | 176172 | 48 | 176 |
| tn MUL4 | 176040 | 176044 | 176050 |  |  | 49 | 177 |
| tn DIV4 | 176054 | 176060 | 176174 |  |  | 50 | 178 |
| tn UMUL |  |  | 176200 |  |  | 51 | 179 |
| tn UDIV |  |  | 177110 |  |  | 52 | 180 |
| tn ADDC |  |  | 177100 |  |  | 53 | 181 |
| tn SUBC |  |  | 177104 |  |  | 54 | 182 |
| tn MULAD | 176350 | 176354 | 250 | 176360 | 176364 | 55 | 183 |
| tn PSUM | 176370 | 176374 | 176400 | 176404 | 176410 | 56 | 184 |
| tn AXI |  |  |  | 176300 | 176304 | 57 | 187 |
| tn IXI | 176310 | 176314 | 176320 |  |  | 58 | 188 |
| tn POLY |  |  |  | 176340 | 176344 | 59 | 189 |
| tn SQRT |  |  |  | 176324 | 176330 | 60 | 190 |
| tn SIN |  |  |  | 177530 | 177604 | 61 | 191 |
| tn ASIN |  |  |  | 177534 | 177610 | 62 | 192 |
| tn COS |  |  |  | 177540 | 177614 | 63 | 193 |
| tn ACOS |  |  |  | 177544 | 177620 | 64 | 194 |
| tn TAN |  |  |  | 177550 | 177624 | 65 | 195 |
| tn ATAN |  |  |  | 177554 | 177630 | 66 | 196 |
| tn ATAN2 |  |  |  | 177560 | 177634 | 67 | 197 |
| tn EXP |  |  |  | 177564 | 177640 | 68 | 198 |
| tn ALOG |  |  |  | 177570 | 177644 | 69 | 199 |
| tn ALOG2 |  |  |  | 177574 | 177650 | 70 | 200 |
| tn AL0G10 |  |  |  | 177600 | 177654 | 71 | 201 |
| : B GO |  |  | 300 |  |  | 72 | 205 |
| :H GO |  |  | 301 |  |  | 73 | 205 |
| :W GO |  |  | 302 |  |  | 74 | 205 |
| JUMPG |  |  | 264 |  |  | 75 | 206 |
| : B IF $=\mathrm{GO}$ |  |  | 304 |  |  | 76 | 207 |
| : H IF $=\mathrm{GO}$ |  |  | 305 |  |  | 77 | 207 |
| : B IF >< GO |  |  | 306 |  |  | 78 | 207 |
| : H IF 〉く GO |  |  | 307 |  |  | 79 | 207 |
| : B IF > GO |  |  | 310 |  |  | 80 | 207 |
| : H IF > GO |  |  | 311 |  |  | 81 | 207 |
| : B IF < GO |  |  | 312 |  |  | 82 | 207 |
| : H IF < GO |  |  | 313 |  |  | 83 | 207 |
| : B IF > $=$ GO |  |  | 314 |  |  | 84 | 207 |
| : H IF > $=$ GO |  |  | 315 |  |  | 85 | 207 |
| : B IF <= GO |  |  | 316 |  |  | 86 | 207 |
| : H IF <= GO |  |  | 317 |  |  | 87 | 207 |
| : B IF K GO |  |  | 320 |  |  | 88 | 207 |


|  |  | BI | BY | H | W | F | D | Ref. | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IF K GO |  |  |  | 321 |  |  | 89 | 207 |
|  | IF -K GO |  |  |  | 322 |  |  | 90 | 207 |
|  | IF -K Go |  |  |  | 323 |  |  | 91 | 207 |
|  | IF >> GO |  |  |  | 324 |  |  | 92 | 207 |
|  | IF >> GO |  |  |  | 325 |  |  | 93 | 207 |
|  | IF >>= GO |  |  |  | 326 |  |  | 94 | 207 |
|  | IF >>= GO |  |  |  | 327 |  |  | 95 | 207 |
|  | IF << GO |  |  |  | 330 |  |  | 96 | 207 |
|  | IF << GO |  |  |  | 331 |  |  | 97 | 207 |
|  | IF <<= GO |  |  |  | 332 |  |  | 98 | 207 |
|  | IF <<= GO |  |  |  | 333 |  |  | 99 | 207 |
|  | IF ST GO |  |  |  | 176173 |  |  | 100 | 207 |
|  | IF ST GO |  |  |  | 176544 |  |  | 101 | 207 |
|  | IF -ST GO |  |  |  | 176545 |  |  | 102 | 207 |
|  | IF -ST GO |  |  |  | 176204 |  |  | 103 | 207 |
|  | t LOOPI |  | 176336 | 176337 | 277 | 176434 | 176435 | 104 | 209 |
| :H | t LOOPI |  | 176436 | 176437 | 341 | 176441 | 176442 | 105 | 209 |
|  | $t$ LOOPD |  | 176443 | 176444 | 176445 | 176446 | 176447 | 106 | 211 |
|  | t LOOPD |  | 176450 | 176451 | 176452 | 176453 | 176454 | 107 | 211 |
|  | t LOOP |  | 176455 | 176456 | 176457 | 176460 | 176461 | 108 | 213 |
| :H | t LOOP |  | 176462 | 176463 | 176464 | 176465 | 176466 | 109 | 213 |
|  | CALL |  |  |  | 303 |  |  | 110 | 216 |
|  | CALLG |  |  |  | 265 |  |  | 111 | 215 |
|  | INIT |  |  |  | 334 |  |  | 112 | 217 |
|  | ENTM |  |  |  | 337 |  |  | 113 | 219 |
|  | ENTD |  |  |  | 234 |  |  | 114 | 220 |
|  | ENTS |  |  |  | 270 |  |  | 115 | 221 |
|  | ENTF |  |  |  | 335 |  |  | 116 | 222 |
|  | ENTSN |  |  |  | 272 |  |  | 117 | 221 |
|  | ENTFN |  |  |  | 336 |  |  | 118 | 222 |
|  | EnTT |  |  |  | 274 |  |  | 119 | 223 |
|  | ENTB |  |  |  | 275 |  |  | 120 | 225 |
|  | RET |  |  |  | 200 |  |  | 121 | 226 |
|  | RETK |  |  |  | 201 |  |  | 122 | 226 |
|  | RETB |  |  |  | 177034 |  |  | 123 | 226 |
|  | RETBK |  |  |  | 177035 |  |  | 124 | 226 |
|  | RETD |  |  |  | 202 |  |  | 125 | 226 |
|  | RETT |  |  |  | 203 |  |  | 126 | 226 |
|  | IF K RET |  |  |  | 235 |  |  | 127 | 226 |
| t | SMOVE | 176546 | 176547 | 176550 | 176551 | 176552 | 176553 | 128 | 234 |
|  | SMVWH |  | 176562 |  |  |  |  | 129 | 235 |
|  | SMVUN |  | 176563 |  |  |  |  | 130 | 236 |
|  | SMVTR |  | 176564 |  |  |  |  | 131 | 237 |
|  | SMVTU |  | 176565 |  |  |  |  | 132 | 238 |


|  |  | BI | BY | H | W | F | D | Ref. | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t | SMOVN | 176566 | 176567 | 176570 | 176571 | 176572 | 176573 | 133 | 239 |
| tn | SFILL | 176574 | 176600 | 176604 | 176610 | 176614 | 176620 | 134 | 240 |
| tn | SFILLN | 176624 | 176630 | 176634 | 176640 | 176644 | 176650 | 135 | 241 |
| t | SCOMP |  | 176654 |  |  |  |  | 136 | 242 |
| t | SCOTR |  | 176655 |  |  |  |  | 137 | 243 |
| t | SCOPA |  | 176676 |  |  |  |  | 138 | 244 |
| t | SCOPT |  | 176677 |  |  |  |  | 139 | 245 |
| t | SSKIP |  | 176656 |  |  |  |  | 140 | 246 |
| t | SLOCA | 176657 | 176660 |  |  |  |  | 141 | 247 |
| t | SSCAN |  | 176661 |  |  |  |  | 142 | 248 |
| t | SSPAN |  | 176662 |  |  |  |  | 143 | 249 |
| t | SMATCH |  | 176663 |  |  |  |  | 144 | 250 |
| t | SSPAR |  | 176664 |  |  |  |  | 145 | 251 |
| t | SCHPAR |  | 176665 |  |  |  |  | 146 | 252 |
| t | BMOVE |  | 176440 | 177170 | 177171 | 177172 | 177173 | 147 | 255 |
| t | BICONV |  | 176511 | 176516 | 176523 | 176530 | 176535 | 148 | 256 |
| t | BYCONV | 176504 |  | 176517 | 176524 | 176531 | 176536 | 149 | 256 |
| t | HCONV | 176505 | 176512 |  | 176525 | 176532 | 176537 | 150 | 256 |
| t | WCONV | 176506 | 176513 | 176520 |  | 176533 | 176540 | 151 | 256 |
| t | FCONV | 176507 | 176514 | 176521 | 176526 |  | 176541 | 152 | 256 |
| t | DCONV | 176510 | 176515 | 176522 | 176527 | 176534 |  | 153 | 256 |
| t | BYCONR |  |  |  |  | 177160 | 177161 | 154 | 258 |
| t | HCONR |  |  |  |  | 177162 | 177163 | 155 | 258 |
| t | WCONR |  |  |  |  | 177164 | 177165 | 156 | 258 |
| t | FCONR |  |  |  | 177203 |  | 177204 | 157 | 258 |
| t | ENTIER |  |  |  |  | 176707 | 176710 | 159 | 161 |
| tn | LADDR | 177040 | 177044 | 177050 | 176474 | 176474 | 177054 | 160 | 259 |
| t | RLADDR | 176125 | 176132 | 176261 | 276 | 276 | 176262 | 161 | 260 |
| t | BLADDR | 176263 | 176274 | 176467 | 176543 | 176543 | 176470 | 162 | 261 |
| tn | CHAIN |  |  |  | 176554 |  |  | 163 | 262 |
| tn | LIND |  | 176414 | 176420 | 254 | 177710 | 177714 | 164 | 263 |
| tn | CIND |  | 176424 | 176430 | 260 | 177720 | 177724 | 165 | 264 |
|  | NOOP |  |  |  | 003 |  |  | 166 | 265 |
|  | SETK |  |  |  | 177002 |  |  | 167 | 266 |
|  | CLRK |  |  |  | 177003 |  |  | 168 | 267 |
| Wn | GETB |  |  |  | 177114 |  |  | 169 | 268 |
|  | FREEB |  |  |  | 176666 |  |  | 170 | 269 |
|  | SOLO |  |  |  | 177000 |  |  | 171 | 277 |
|  | TUTTI |  |  |  | 177001 |  |  | 172 | 278 |
| t | TSET |  | 176500 |  |  |  |  | 173 | 279 |
|  | BP |  |  |  | 002 |  |  | 174 | 280 |
|  | SETE |  |  |  | 176471 |  |  | 175 | 281 |
|  | CLTE |  |  |  | 176472 |  |  | 176 | 282 |
| L |  |  |  |  | 176473 |  |  | 177 | 283 |


|  | BI BY | H | W | F | D | Ref. | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HL := |  |  | 176667 |  |  | 178 | 283 |
| LL : = |  |  | 176670 |  |  | 179 | 283 |
| ST1: $=$ |  |  | 176671 |  |  | 180 | 283 |
| 0TE1:= |  |  | 176673 |  |  | 181 | 283 |
| OTE2: $=$ |  |  | 176674 |  |  | 182 | 283 |
| TOS: = |  |  | 176675 |  |  | 183 | 283 |
| TOSSP: = |  |  | 177237 |  |  | 184 | 315 |
| THA: $=$ |  |  | 176712 |  |  | 185 | 283 |
| CAD: $=$ |  |  | 176672 |  |  | 186 | 318 |
| $\mathrm{L}=$ : |  |  | 176700 |  |  | 187 | 284 |
| HL = : |  |  | 176701 |  |  | 188 | 284 |
| $\overline{\mathrm{LL}}=$ : |  |  | 176702 |  |  | 189 | 284 |
| ST1=: |  |  | 176703 |  |  | 190 | 284 |
| OTE1 = |  |  | 176705 |  |  | 191 | 284 |
| OTE2 $=$ : |  |  | 176706 |  |  | 192 | 284 |
| MTE1 $=$ : |  |  | 176560 |  |  | 193 | 284 |
| MTE2 $=$ : |  |  | 176561 |  |  | 194 | 284 |
| CTE1=: |  |  | 177120 |  |  | 195 | 284 |
| CTE2=: |  |  | 177121 |  |  | 196 | 284 |
| TEMM1=: |  |  | 177122 |  |  | 197 | 284 |
| TEMM2=: |  |  | 177123 |  |  | 198 | 284 |
| CED $=$ : |  |  | 177124 |  |  | 199 | 284 |
| $\mathrm{CAD}=$ : |  |  | 177125 |  |  | 200 | 284 |
| PS= : |  |  | 177174 |  |  | 203 | 284 |
| TOS $=$ : |  |  | 176711 |  |  | 204 | 284 |
| THA $=$ : |  |  | 176713 |  |  | 205 | 284 |
| $\mathrm{P}=$ : |  |  | 176542 |  |  | 206 | 284 |
| An := |  |  | 177060 |  |  | 207 | 285 |
| En : $=$ |  |  | 177064 |  |  | 208 | 285 |
| An =: |  |  | 177070 |  |  | 209 | 285 |
| En =: |  |  | 177074 |  |  | 210 | 285 |
| DCC |  |  | 177425 |  |  | 211 | 286 |
| PCC |  |  | 177424 |  |  | 212 | 288 |
| DMON |  |  | 177426 |  |  | 213 | 289 |
| PMON |  |  | 177427 |  |  | 214 | 290 |
| DMOF |  |  | 177430 |  |  | 215 | 291 |
| PMOF |  |  | 177431 |  |  | 216 | 292 |
| tn RWIP | 177224 |  |  |  |  | 217 | 293 |
| BI ZWIP | 177234 |  |  |  |  | 218 | 294 |
| CWIP |  |  | 177433 |  |  | 219 | 295 |
| tn RPGU | 177210 |  |  |  |  | 220 | 296 |
| BI ZPGU | 177220 |  |  |  |  | 221 | 297 |
| CPGU |  |  | 177432 |  |  | 222 | 298 |
| Norsk Data ND-05.009.03 EN |  |  |  |  |  |  |  |


|  |  | BI | BY | H | W | F | D | Ref. | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RIOM |  |  | 177166 |  |  |  | 223 | 299 |
|  | PCTSB |  |  |  | 177434 |  |  | 224 | 300 |
| tn | DCTSB |  |  |  | 177435 |  |  | 225 | 300 |
|  | DDIRT |  |  |  | 177772 |  |  | 226 | 287 |
|  | RDUS | 177240 | 177244 | 177250 | 177254 |  |  | 227 | 301 |
|  | PLCCN |  |  |  | 177775 |  |  | 228 | 270 |
| tn | NCPLC |  |  |  | 177776 |  |  | 229 | 271 |
|  | WPHS |  |  |  | 177764 |  |  | 230 | 317 |
|  | RPHS |  |  |  | 177765 |  |  | 231 | 316 |
|  | REXT |  |  |  | 177750 |  |  | 232 | 313 |
| tn | WEXT |  |  |  | 177754 |  |  | 233 | 314 |
|  | WHOLE |  | 177235 |  |  |  |  | 234 | 304 |
|  | RHOLE |  | 177236 |  |  |  |  | 235 | 303 |
| W1 | SEND |  |  |  | 266 |  |  | 236 | 305 |
| W1 | RECVE |  |  |  | 267 |  |  | 237 | 306 |
|  | LREGBL |  |  |  | 177766 |  |  | 238 | 310 |
|  | SREGBL |  |  |  | 177767 |  |  | 239 | 309 |
|  | LCNTXT |  |  |  | 177770 |  |  | 240 | 312 |
|  | SCNTXT |  |  |  | 177771 |  |  | 241 | 311 |
|  | JUMPS |  |  |  | 271 |  |  | 242 | 319 |
|  | SVERS |  |  |  | 177773 |  |  | 243 | 320 |
|  | SCPUNO |  |  |  | 177774 |  |  | 244 | 321 |
| Wn | PHYLADR |  |  |  | 177760 |  |  | 245 | 322 |
|  | PADD |  |  |  | 177260 |  |  | 246 | 330 |
|  | PADDR |  |  |  | 177205 |  |  | 247 | 330 |
|  | PSUB |  |  |  | 177261 |  |  | 248 | 331 |
| $\begin{aligned} & \text { PSUBR } \\ & \text { PMPY } \\ & \text { PMPYR } \\ & \text { PCOMP } \end{aligned}$ |  |  |  |  | 177206 |  |  | 249 | 331 |
|  |  |  |  |  | 177264 |  |  | 250 | 332 |
|  |  |  |  |  | 177221 |  |  | 251 | 332 |
|  |  |  |  |  | 177263 |  |  | 252 | 333 |
| PSHIFT <br> PSHIFTR <br> PPACK <br> PPACKR |  |  |  |  | 177262 |  |  | 253 | 334 |
|  |  |  |  |  | 177207 |  |  | 254 | 334 |
|  |  |  |  |  | 177265 |  |  | 255 | 335 |
|  |  |  |  |  | 177222 |  |  | 256 | 335 |
| PUPACK |  |  |  |  | 177266 |  |  | 257 | 336 |
| Wn | PUPACKR |  |  |  | 177223 |  |  | 258 | 336 |
|  | PWCONV |  |  |  | 177274 |  |  | 259 | 337 |
|  | WPCONV |  |  |  | 177270 |  |  | 260 | 338 |
| tttt | SSMOV |  | 177167 | (SSMOV | reserved | for | future use) | 261 |  |
|  | RES1 |  |  |  | 236 |  |  | 262 |  |
|  | RES2 |  |  |  | 237 |  |  | 263 |  |
|  | RES3 |  |  |  | 177004 |  |  | 264 |  |
|  | RES4 |  |  |  | 177005 |  |  | 265 |  |
|  | RES5 |  |  |  | 177006 |  |  | 266 |  |

Norsk Data ND-05.009.03 EN

|  |  | BI | BY | H | W | F | D | Ref. | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RES6 |  |  |  | 177007 |  |  | 267 |  |
|  | RES7 |  |  |  | 177036 |  |  | 268 |  |
|  | RES8 |  |  |  | 177037 |  |  | 269 |  |
|  | CLINIT |  |  |  | 177436 |  |  | 270 |  |
|  | CLREAD |  |  |  | 177437 |  |  | 271 |  |
| tn | RES11 |  | 177300 | 177320 | 177340 | 177360 | 177440 | 272 |  |
| tn | RES12 |  | 177304 | 177324 | 177344 | 177364 | 177444 | 273 |  |
|  | RES13 |  | 177310 | 177330 | 177350 | 177370 | 177450 | 274 |  |
| tn | RES14 |  | 177314 | 177334 | 177354 | 177374 | 177454 | 275 |  |
| t | RES15 |  | 177460 | 177470 | 177500 | 177510 | 177520 | 276 |  |
| t | RES16 |  | 177461 | 177471 | 177501 | 177511 | 177521 | 277 |  |
|  | RES17 |  | 177462 | 177472 | 177502 | 177512 | 177522 | 278 |  |
|  | RES18 |  | 177463 | 177473 | 177503 | 177513 | 177523 | 279 |  |
| t | RES19 |  | 177464 | 177474 | 177504 | 177514 | 177524 | 280 |  |
| t | RES20 |  | 177465 | 177475 | 177505 | 177515 | 177525 | 281 |  |
| t | RES21 |  | 177466 | 177476 | 177506 | 177516 | 177526 | 282 |  |
| t | RES22 |  | 177467 | 177477 | 177507 | 177517 | 177527 | 283 |  |
| tn |  |  |  |  | 360 |  |  | 284 |  |
| tn |  |  |  |  | 364 |  |  | 285 |  |
| tn |  |  |  |  | 370 |  |  | 286 |  |
| tn |  |  |  |  | 374 |  |  | 287 |  |

$\bigcirc$

0

0
-

Appendices $G$ and $H$ are connected through a reference number (column Ref.). The numbers found in the cross reference table of appendix $H$ correspond to the reference number in appendix $G$. This helps translation from instruction codes, as found when dumping programs, to named instructions.

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000000 | 0 | 0 | $174 W$ | 166 W | 1 BY | 1 BY | 1 BY | 1 BY |
| 000010 | 1 H | 1 H | 1 H | 1 H | 1 W | 1 W | 1 W | 1 W |
| 000000 | 1 F | 1 F | 1 F | 1 F | 1 D | 1 D | 1 D | 1 D |
| 00030 | 3 W | 7 BY | 7 W | 7 F | 4 BY | 4 BY | 4 BY | 4 BY |
| 000040 | 4 W | 4 W | 4 W | 4 W | 4 F | 4 F | 4 F | 4 F |
| 000050 | 4 D | 4 D | 4 D | 4 D | 7 D | 10 BY | 10 W | 10 F |
| 000060 | 9 BY | 9 BY | 9 BY | 9 BY | 9 W | 9 W | 9 W | 9 W |
| 000070 | 9 F | 9 F | 9 F | 9 F | 9 D | 9 D | 9 D | 9 D |
| 000100 | 10 D | 11 BI | 11 BY | 11 H | 11 W | 11 F | 11 D | 18 F |
| 000110 | 17 BY | 17 H | 17 W | 17 F | 17 D | 18 W | 19 H | 19 W |
| 000120 | 19 F | 20 W | 8 W | 41 W | 37 W | 37 W | 37 W | 37 W |
| 000130 | 37 F | 37 F | 37 F | 37 F | 37 D | 37 D | 37 D | 37 D |
| 000140 | 38 W | 38 W | 38 W | 38 W | 38 F | 38 F | 38 F | 38 F |
| 000150 | 38 D | 38 D | 38 D | 38 D | 39 W | 39 W | 39 W | 39 W |
| 000160 | 39 F | 39 F | 39 F | 39 F | 39 D | 39 D | 39 D | 39 D |
| 000170 | 40 W | 40 W | 40 W | 40 W | 40 F | 40 F | 40 F | 40 F |
| 000200 | 121 W | 12 W | 125 W | 126 W | $16 \mathrm{~W} *$ | $16 \mathrm{~W} *$ | $16 \mathrm{~W} *$ | 16 W |
| 000210 | 16 F | 16 F | 16 F | 16 F | 16 D | 16 D | 16 D | 16 D |
| 000220 | 12 W | 12 W | 12 W | 12 W | $12 \mathrm{D} *$ | $12 \mathrm{D} *$ | $12 \mathrm{D} *$ | $12 \mathrm{D} *$ |
| 000230 | 13 W | 13 W | 13 W | 13 W | 114 W | 127 W | 262 W | 263 W |
| 000240 | 22 W | 22 W | 22 W | 22 W | 23 W | 23 W | 23 W | 23 W |
| 000250 | 55 W | 55 W | 55 W | 55 W | 164 W | 164 W | 164 W | 164 W |
| 000260 | 165 W | 165 W | 165 W | 165 W | 75 W | 11 W | 236 W | 237 W |
| 000270 | 115 W | 242 W | 117 W | 0 | 119 W | 120 W | $161 \mathrm{~F} *$ | 104 W |
| 000300 | 72 W | 73 W | 74 W | 110 W | 76 W | 77 W | 78 W | 79 W |
| 000310 | 80 W | 81 W | 82 W | 83 W | 84 W | 85 W | 86 W | 87 W |
| 000320 | 88 W | 89 W | 90 W | 91 W | 92 W | 93 W | 94 W | 95 W |
| 000330 | 96 W | 97 W | 98 W | 99 W | 112 W | 116 W | 118 W | 113 W |
| 000340 | 42 W | 105 W | 0 | 0 | 21 W | 21 W | 21 W | 21 W |
| 000350 | 40 D | 40 D | 40 D | 40 D | 0 | 0 | 0 | 0 |

Note: 000360 to 000377 are codes reserved for two-byte instruction codes:

| 000360 | $284 W$ | $284 W$ | $284 W$ | $284 W$ | $285 W$ | $285 W$ | $285 W$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 000370 | 286 W | 286 W | 286 W | 286 W | 287 W | 287 W | 287 W |

Note: 170000 to 175777 are reserved codes.

| 176000 | 0 | 0 | 0 | 0 | 1 BI | 1 BI | 1 BI | 1 BI |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 176010 | 2 W | 6 W | 5 W | 7 BI | 4 BI | 4 BI | 4 BI | 4 BI |
| 176020 | 4 H | 4 H | 4 H | 4 H | 7 H | 10 BI | 10 H | 41 BY |
| 176030 | 9 BI | 9 BI | 9 BI | 9 BI | 9 H | 9 H | 9 H | 9 H |
| 176040 | 49 BY | 49 BY | 49 BY | 49 BY | 49 H | 49 H | 49 H | 49 H |
| 176050 | 49 W | 4 W | 49 W | 49 W | 50 BY | 50 BY | 50 BY | 50 BY |
| 176060 | 50 H | 50 H | 50 H | 50 H | 37 BY | 37 BY | 37 BY | 37 BY |
| 176070 | 37 H | 37 H | 37 H | 37 H | 38 BY | 38 BY | 38 BY | 38 BY |
| 176100 | 38 H | 38 H | 38 H | 38 H | 39 BY | 39 BY | 39 BY | 39 BY |
| 176110 | 39 H | 39 H | 39 H | 39 H | 40 BY | 40 BY | 40 BY | 40 BY |
| 176120 | 40 H | 40 H | 40 H | 40 H | 41 H | 161 BI | 41 F | 41 D |
| 176130 | 42 BY | 42 H | 161 BY | 42 F | 42 D | 43 BY | 43 H | 43 W |
| 176140 | 43 F | 43 D | 44 BY | 44 H | 44 W | 44 F | 44 D | 45 BY |
| 176150 | 45 H | 45 W | 45 F | 45 D | 46 BY | 46 H | 46 W | 46 F |
| 176160 | 46 D | 47 BY | 47 H | 47 W | 47 F | 47 D | 48 BY | 48 H |
| 176170 | 48 W | 48 F | 48 D | 100 W | 50 W | 50 W | 50 W | 50 W |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 176200 | 51W | 51W | 51W | 51W | 103W | 17BI | 18BI | 18BY |
| 176210 | 18 H | 18D | 19BY | 19D | 20BY | 20H | 20F | 20D |
| 176220 | 21BY | 21BY | 21BY | 21BY | 21H | 21H | 21H | 21H |
| 176230 | 22BY | 22BY | 22BY | 22BY | 22H | 22H | 22H | 22H |
| 176240 | 23BY | 23BY | 23BY | 23BY | 23H | 23H | 23H | 23H |
| 176250 | 24BY | 24H | 24W | 25BY | 25H | 25W | 26BY | 26H |
| 176260 | 26W | 161H | 161D | 162BI | 27BY | 27BY | 27BY | 27BY |
| 176270 | 27H | 27 H | 27 H | 27H | 162BY | 8BI | 8BY | 8H |
| 176300 | 57F | 57F | 57F | 57F | 57D | 57D | 57D | 57D |
| 176310 | 58BY | 58BY | 58BY | 58BY | 58H | 58 H | 58H | 58 H |
| 176320 | 58W | 58W | 58W | 58W | 60F | 60F | 60F | 60F |
| 176330 | 60D | 60D | 60D | 60D | 8F | 8D | 104BY | 104H |
| 176340 | 59F | 59F | 59F | 59F | 59D | 59D | 59D | 59D |
| 176350 | 55BY | 55BY | 55BY | 55BY | 55 H | 55 H | 55 H | 55 H |
| 176360 | 55F | 55F | 55 F | 55F | 55D | 55D | 55D | 55D |
| 176370 | 56BY | 56BY | 56BY | 56BY | 56H | 56 H | 56 H | 56H |
| 176400 | 56W | 56W | 56W | 56W | 56 F | 56F | 56F | 56F |
| 176410 | 56D | 56D | 56D | 56D | 164BY | 164BY | 164BY | 164BY |
| 176420 | 164 H | 164H | 164 H | 164 H | 165BY | 165BY | 165BY | 165 BY |
| 176430 | 165 H | 165H | 165H | 165H | 104F | 104D | 105BY | 105H |
| 176440 | 147BY | 105F | 105D | 106BY | 106H | 106W | 106F | 106D |
| 176450 | 107BY | 107H | 107W | 107F | 107D | 108BY | 108H | 108W |
| 176460 | 108F | 108D | 109BY | 109H | 109W | 109F | 109D | 162H |
| 176470 | 162D | 175W | 176W | 177W | 160F* | 160F | 160F | 160F |
| 176500 | 173BY | 0 | 0 | 0 | 149BI | 150BI | 151BI | 152BI |
| 176510 | 153BI | 148BY | 150BY | 151BY | 152BY | 153BY | 148H | 149 H |
| 176520 | 151H | 152 H | 153H | 148W | 149W | 150W | 152W | 153W |
| 176530 | 148F | 149F | 150F | 151F | 153F | 148D | 149D | 150D |
| 176540 | 151D | 152D | 206W | 162F * | 101W | 102W | 128BI | 128BY |
| 176550 | 128H | 128W | 128F | 128D | 163W | 163W | 163W | 163W |
| 176560 | 193W | 194W | 129BY | 130BY | 131BY | 132BY | 133BI | 133 BY |
| 176570 | 133H | 133W | 133F | 133D | 134 BI | 134 BI | 134 BI | 134 BI |
| 176600 | 134BY | 134 BY | 134BY | 134BY | 134H | 134H | 134H | 134H |
| 176610 | 134W | 134W | 134W | 134W | 134 F | 134 F | 134 F | 134 F |
| 176620 | 134D | 134D | 134D | 134D | 135BI | 135BI | 135BI | 135BI |
| 176630 | 135BY | 135BY | 135BY | 135BY | 135H | 135H | 135H | 135H |
| 176640 | 135W | 135W | 135W | 135W | 135F | 135F | 135 F | 135F |
| 176650 | 135D | 135D | 135D | 135D | 136BY | 137 BY | 140BY | 141BI |
| 176660 | 141BY | 142BY | 143BY | 144BY | 145BY | 146BY | 170W | 178W |
| 176670 | 179W | 180W | 186W | 181W | 182W | 183W | 138BY | 139BY |
| 176700 | 187W | 188W | 189W | 190W | 0 | 191W | 192W | 159F |
| 176710 | 159D | 204W | 185W | 205W | 21BI | 21BI | 21BI | 21BI |
| 176720 | 27W | 27W | 27W | 27W | 28BY | 28BY | 28BY | 28BY |
| 176730 | 28H | 28H | 28 H | 28H | 28W | 28W | 28W | 28W |
| 176740 | 31BY | 31BY | 31BY | 31BY | 31H | 31H | 31H | 31H |
| 176750 | 31W | 31W | 31W | 31W | 32BY | 32BY | 32BY | 32BY |
| 176760 | 32 H | 32H | 32H | 32 H | 32W | 32 W | 32W | 32W |
| 176770 | 22BI | 22BI | 22BI | 22BI | 23BI | 23BI | 23BI | 23BI |
| 177000 | 171W | 172W | 167W | 168W | 264W | 265W | 266W | 267W |
| 177010 | 12BY | 12BY | 12BY | 12BY | 12H | 12H | 12H | 12H |
| 177020 | 13BI | 13BI | 13BI | 13BI | 13BY | 13BY | 13BY | 13BY |
| 177030 | 13H | 13H | 13H | 13H | 123W | 124W | 268W | 269W |
| 177040 | 160BI | 160BI | 160BI | 160 BI | 160BY | 160BY | 160BY | 160BY |
| 177050 | 160 H | 160 H | 160 H | 160 H | 160D | 160D | 160D | 160D |
| 177060 | 207W | 207W | 207W | 207W | 208W | 208W | 208W | 208W |


|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 177070 | 209W | 209W | 209W | 209w | 210W | 210 W | 210w | 210w |
| 177100 | 53W | 53W | 53W | 53W | 54W | 54W | 54W | 54W |
| 177110 | 52W | 52W | 52W | 52W | 169W | 169 W | 169W | 169W |
| 177120 | 195W | 196W | 197W | 198W | 199W | 200W | 201W | 202W |
| 177130 | 34F | 34 F | 34F | 34F | 34D | 34D | 34D | 34D |
| 177140 | 35F | 35F | 35 F | 35F | 35D | 35D | 35D | 35D |
| 177150 | 36F | 36F | 36F | 36F | 36D | 36D | 36D | 36D |
| 177160 | 154F | 154D | 155F | 155D | 156F | 156D | 223H | 261BY |
| 177170 | 147H | 147W | 147 F | 147D | 203W | 29BY | 29 H | 29W |
| 177200 | 30By | 3 H | 30W | 157W | 157D | 247W | 249W | 254W |
| 177210 | 220BI | 220BI | 220BI | 220BI | 220 H | 220 H | 220 H | 220 H |
| 177220 | 221BI | 251W | 256W | 258W | 217BI | 217BI | 217BI | 217BI |
| 177230 | 217H | 217H | 217H | 217H | 218BI | 234BY | 235BY | 184W |
| 177240 | 227BI | 227BI | 227BI | 227BI | 227BY | 227BY | 227BY | 227BY |
| 177250 | 227H | 227H | 227H | 227H | 227W | 227W | 227W | 227W |
| 177260 | 246W | 248W | 253W | 252W | 250W | 255W | 257W | 0 |
| 177270 | 260W | 260W | 260W | 260W | 259W | 259W | 259W | 259W |
| 177300 | 272BY | 272BY | 272BY | 272BY | 273BY | 273BY | 273BY | 273BY |
| 177310 | 274BY | 274BY | 274BY | 274BY | 275BY | 275BY | 275BY | 275BY |
| 177320 | 272H | 272H | 272H | 272 H | 273H | 273H | 273H | 273H |
| 177330 | 274H | 274H | 274H | 274H | 275H | 275H | 275H | 275H |
| 177340 | 272W | 272W | 272W | 272W | 273W | 273W | 273W | 273W |
| 177350 | 274W | 274W | 274W | 274W | 275W | 275W | 275W | 275W |
| 177360 | 272F | 272F | 272F | 272F | 273F | 273 F | 273 F | 273 F |
| 177370 | 274F | 274 F | 274F | 274 F | 275F | 275F | 275F | 275F |
| 177400 | 15BY | 15BY | 15BY | 15BY | 15H | 15H | 15H | 15H |
| 177410 | 15W | 15W | 15W | 15W | 15D | 15D | 15D | 15D |
| 177420 | 14W | 14 W | 14 W | 14 W | 212 W | 211W | 213W | 214W |
| 177430 | 215W | 216W | 222W | 219W | 224W | 225W | 270W | 271W |
| 177440 | 272D | 272D | 272D | 272D | 273D | 273D | 273D | 273D |
| 177450 | 274D | 274D | 274D | 274D | 275D | 275D | 275D | 275D |
| 177460 | 276BY | 277BY | 278BY | 279BY | 280BY | 281BY | 282BY | 283BY |
| 177470 | 276H | 277H | 278H | 279H | 280H | 281H | 282H | 283H |
| 177500 | 276W | 277W | 278W | 279W | 280W | 281W | 282W | 283W |
| 177510 | 276F | 277F | 278F | 279F | 280F | 281F | 282F | 283 F |
| 177520 | 276D | 277D | 278D | 279D | 280D | 281D | 282D | 283D |
| 177530 | 61F | 61F | 61 F | 61 F | 62F | 62F | 62F | 62 F |
| 177540 | 63F | 63F | 63 F | 63F | 64 F | 64 F | 64F | 64 F |
| 177550 | 65F | 65 F | 65 F | 65 F | 66F | 66F | 66F | 66F |
| 177560 | 67F | 67 F | 67F | 67F | 68 F | 68 F | 68F | 68 F |
| 177570 | 69F | 69 F | 69 F | 69 F | 70F | 70F | 70 F | 70F |
| 177600 | 71F | 71 F | 71 F | 71F | 61D | 61D | 61D | 61D |
| 177610 | 62D | 62D | 62D | 62D | 63D | 63D | 63 D | 63D |
| 177620 | 64D | 64D | 64D | 64D | 65 D | 65 D | 65 D | 65 D |
| 177630 | 66D | 66D | 66D | 66D | 67D | 67D | 67 D | 67 D |
| 177640 | 68D | 68D | 68 D | 68D | 69D | 69D | 69 D | 69 D |
| 177650 | 70D | 70D | 70D | 70D | 71 D | 71D | 71D | 71 D |
| 177660 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 177670 | 0 | 0 | 0 | 0 | 33BY | 33BY | 33BY | 33BY |
| 177700 | 33H | 33H | 33H | 33H | 33W | 33W | 33W | 33W |
| 177710 | 164 F | 164 F | 164 F | 164F | 164D | 164D | 164D | 164D |
| 177720 | 165 F | 165 F | 165 F | 165 F | 165D | 165 D | 165D | 165D |
| 177730 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 177740 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | , |
| 177750 | 232W | 232W | 232W | 232W | 233W | 233W | 233W | 233W |

ND-500 Reference Manual 399
Instruction code cross reference table

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 177760 | $245 W$ | $245 W$ | $245 W$ | $245 W$ | $230 W$ | $231 W$ | $238 W$ |
| $177770240 W$ | $241 W$ | $226 W$ | $243 W$ | $244 W$ | $228 W$ | $229 W$ | 0 |

0

0

This table indicates the effect of all instructions on the status register. The following codes are used:

```
    C - unconditionally cleared
    S - unconditionally set
space - unaffected
    * - set or reset depending on operand value
    I - set or reset if integer instruction, otherwise cleared
    F - set or reset if float instruction, otherwise cleared
    A - addressing status; set or reset depending
        on operand addresssing
PV
    - protect violation
```

Staus bits abbreviations:

| ATF | Address trap fetch | IOS | Illegal operand specifier |
| :--- | :--- | :--- | :--- |
| ATR | Address trap read | IOV | Illegal operand value |
| ATW | Address trap write | ISE | Instruction sequence error |
| AZ | Address zero trap | IVO | Invalid operation |
| BO | BCD overflow | IX | Illegal index |
| BPT | Breakpoint instruction trap | K | Flag |
| BT | Branch trap | 0 | Integer overflow |
| C | Carry | PSD | Process switch disabled |
| CT | Call trap | S | Sign |
| DR | Descriptor range | SIT | Single instruction trap |
| DZ | Divide by zero | STO | Stack overflow |
| FO | Floating overflow | STU | Stack underflow |
| FU | Floating underflow | XSE | Index scaling error |
| IIC | Illegal instruction code | Z | Zero |

Some traps conditions not listed in the table may occur in all instructions. They are not caused by execution of any specific instruction, but may be set at any time if certain hardware or software conditions occur. These trap conditions include:

- programmed trap
- disable process switch timeout
- disable process switch error
- protect violation
- trap handler missing
- page fault
- power fail
- processor fault
- hardware fault







## I N D E X L I S T

Index term Reference

- instruction ..... 166
* instruction ..... 167
+ instruction ..... 165
/ instruction ..... 168
:= instruction ..... 125
=: instruction ..... 128
A to the I'th power ..... 187
abbreviations and symbols ..... 349
ABS instruction ..... 139
absolute addressing ..... 102
absolute jump, unconditional ..... 206
absolute post-indexed addressing ..... 104
absolute program addressing ..... 113, 206, 216
absolute value ..... 139
access code ..... 119, 349
access protection ..... 9, 41
ACOS instruction ..... 194
add ..... 165
add three operands ..... 173
add two operands ..... 169
add with carry ..... 181
ADD2 instruction ..... 169
ADD3 instruction ..... 173
ADDC instruction ..... 181
address access ..... 119
address code table ..... 84, 341
87
address codes
75
address codes, short
30
address domain
75
address in memory
address in memory ..... 259
address mode survey ..... 87
address register ..... 8
address translation ..... 40
address trap fetch (ATF) ..... 60
address trap read (ATR) ..... 60
address trap write (ATW) ..... 60
address vector ..... 37
address zero access (AZ) ..... 60
addressing modes ..... 87
addressing traps ..... 60
addressing, alternative ..... 109
allocation strategy ..... 218, 268
ALOG instruction ..... 199
ALOG10 instruction ..... 201
Index term Reference
ALOG2 instruction ..... 200
alphabetical instruction table ..... 375
ALT prefix ..... 33
alternative addressing ..... 32, 109, 345
alternative domain ..... 36, 109
alternative prefix ..... 109
AMODB instruction ..... 160
An registers (floating-point accumulators) ..... 13,
AND instruction ..... 145
arc cosine ..... 194
arc sine ..... 192
arc tangent ..... 196
arc tangent two argument ..... 197
arithmetical instructions ..... 165
arithmetical shift ..... 149
array addressing ..... 75, 86, 110
array arguments ..... 96
ASCII coded decimal numbers ..... 326
ASIN instruction ..... 192
ATAN instruction ..... 196
ATAN2 instruction ..... 197
ATF status bit ..... 60
ATR status bit ..... 60
ATW status bit ..... 60
AUX stack location ..... 221
AUX/LOG stack location ..... 20, 23
AXI instruction ..... 187
AZ status bit ..... 60
B := instruction ..... 126
$\mathrm{B}=$ : instruction ..... 129
B register ..... $13,20,87,224$
B register load ..... 126
B register load address ..... 261
BCD (packed) format ..... 325
BCD (packed) operands ..... 328
BCD instructions ..... 325
BCD overflow ..... 329
BCD overflow (BO) ..... 57, 329
bias in float exponent ..... 73
binary coded decimal instructions ..... 325
binary logarithm ..... 200
bit data type ..... 71
bit field ..... 71, 155, 156
bit map of MMS ..... 40
bit number within word ..... 75
bit, hidden ..... 73
bit, implicit ..... 73
BLADDR instruction ..... 261
block move and fill ..... 255
BMOVE instruction ..... 255
BO status bit ..... 57
BP instruction ..... 280
Index term
BPT status bit ..... 59
branch trap (BT) ..... 59
break point instruction ..... 280
breakpoint instruction trap (BPT) ..... 59
BT status bit ..... 59
buddy allocation ..... 22, 225, 268
buffering of operand addresses ..... 44
bypassing cache load ..... 301
byte address ..... 75
byte data type ..... 72
byte number within word ..... 75
C status bit ..... 57
cache (data) clear ..... 286
cache (program) clear ..... 288
cache memory system ..... 47
cache size ..... 47
cache, bypassing ..... 301
cache, dump dirty ..... 287
CAD := instruction ..... 318
CAD register ..... 13, 36, 284
calculate index ..... 264
CALL instruction ..... 216
call subroutine absolute ..... 216
call subroutine general ..... 215
call supervisor ..... 319
call trap (CT) ..... 59
call, monitor ..... 36
CALLG instruction ..... 215
calling domain ..... 36
capability tables ..... 32
carry (C) ..... 57
CED register ..... 13, 284
CHAIN instruction ..... 262
character translation ..... 231
check parity in string ..... 252
child domain ..... 31, 52
child trap enable register (CTE) ..... 13, 52, 284
CIND instruction ..... 264
clear bit ..... 153
clear bit in trap enable register ..... 282
clear data cache ..... 286
clear flag ..... 267
clear page used bit ..... 297
clear page used table ..... 298
clear program cache ..... 288
clear register ..... 140
clear translation speedup buffer ..... 300
clear written in page bit ..... 294
clear written in page table ..... 295
CLEBI instruction ..... 153
CLINIT instruction ..... 272
CLR instruction ..... 140
Index term Reference
CLREAD instruction ..... 273
CLRK instruction ..... 267
CLTE instruction ..... 282
common logarithm ..... 201
communication I/O processor/CPU ..... 8
COMP instruction ..... 133
COMP2 instruction ..... 134
compare translated with pad, string ..... 245
compare translated, string ..... 243
compare two operands ..... 134
compare with pad, string ..... 244
compare, string ..... 242
complement, two's ..... 72
concurrent procedures ..... 22
conditional jump ..... 207
configuration of system ..... 5
conflicts of type ..... 106
constant operand specifier ..... 119
constant operands ..... 106
context block ..... 14, 307
context block load ..... 307, 312
context block save ..... 307, 311
control instructions ..... 205
conversion with rounding, data type ..... 258
conversion, data type ..... 256
convert ASCII to packed ..... 335
convert binary word to packed ..... 338
convert ND-500 descriptor to PLANC descriptor ..... 271
convert packed to ASCII ..... 336
convert packed to binary word ..... 337
convert PLANC descriptor to ND-500 descriptor ..... 270
COS instruction ..... 193
cosine ..... 193
CPGU instruction ..... 298
CPU ..... 5
CPU number store ..... 321
cross reference table for instruction codes ..... 395
CT status bit ..... 59
CTE register ..... 13, 52, 284
current alternative domain register (CAD) ..... 13, 32, 109, 284
current executing domain register (CED) ..... 13, 32, 284
current return address ..... 20
CWIP instruction ..... 295
data addressing register ..... 13
data cache clear ..... 286
data cache dump dirty ..... 287
data capabiltiy ..... 33
data domain ..... 9
data field, local ..... 20, 87
data memory management off ..... 291
data memory management on ..... 289
data part, operand specifier ..... 85
Index term ..... Reference
data segment capability ..... 32
data status bits ..... 57, 329
data type conversion ..... 256
data type conversion binary ..... 106
data type conversion with rounding ..... 258
data type strings ..... 231
data type, bit ..... 71
data type, byte ..... 72
data type, floating point ..... 73
data type, halfword ..... 72
data type, integer ..... 72
data type, word ..... 72
data types in memory ..... 75
data types in registers ..... 77
DCC command ..... 286
DDIRT instruction ..... 287
DE status bit ..... 64
decimal operand addressing ..... 328
DECR instruction ..... 144
decrement ..... 144
DESC prefix ..... 75, 86, 110
descriptor ..... 75, 85
descriptor addressing ..... 110
descriptor format for ASCII and BCD ..... 327
descriptor implicit, packed decimal (BCD) ..... 328
descriptor implicit, strings ..... 231
descriptor prefix ..... 110
descriptor range (DR) ..... 60, 328
descriptor, ND-500 ..... 270, 271
descriptor, PLANC ..... 270, 271
descritpor range (DR) ..... 232
destination string ..... 231
devide ..... 168
diagnosis of system ..... 8
direct operands ..... 113
direct segment ..... 33
disable process switch ..... 277
disable process switch error (DE) ..... 64
disable process switch timeout (DT) ..... 64
displacement addressing ..... 86, 113
displacement optimal size ..... 86
displacement part, short ..... 75
DIV2 instruction ..... 172
DIV3 instruction ..... 176
DIV4 instruction ..... 178
divide by zero (DZ) ..... 57
divide three operands ..... 176
divide two operands ..... 172
divide with remainder to register ..... 178
divide, unsigned ..... 180
DMA ..... 6, 8
DMOFF instruction ..... 291
DMON instruction ..... 289
Index term Reference
Dn register ..... $16,77,285$
domain ..... 9
domain call ..... 36, 218
domain communication ..... 9
domain information table ..... 27, 34
domain return ..... 36, 226
domain tree ..... 9, 31, 53
domain, address ..... 30
domain, alternative ..... 36, 109
domain, child ..... 31, 52
domain, mother ..... 9, 31, 52
double-precision float ..... 73
DR (descriptor range) ..... 232, 328
DT status bit ..... 64
dump dirty (DDIRT instruction) ..... 287
dynamic allocation ..... 19, 20, 22, 218,268
dynamic structures ..... 22
DZ status bit ..... 57
embedded sign representation ..... 326
empty operands ..... 328
En registers (extension registers) ..... 13, 77, 285
enable process switch ..... 278
ENDH heap variable ..... 22
ENTB instruction ..... 225
ENTD instruction ..... 220
enter maximum number of arguments stack subroutine ..... 221
enter maximum number of arguments subroutine ..... 222
enter module ..... 20, ..... 219
enter stack subroutine ..... 20, 221, 226
enter subroutine ..... 222
enter subroutine directly ..... 220
enter subroutine with buddy allocation ..... 225
enter trap handler ..... 223
ENTF instruction ..... 19, 222
ENTFN instruction ..... 19, 222
ENTIER instruction ..... 161
ENTM instruction ..... 20, 219
entry points, subroutine ..... 218
ENTS instruction ..... 221
ENTSN instruction ..... 221
ENTT instruction ..... 223
example of instruction ..... 121
exclusive OR ..... 147
EXP instruction ..... 198
exponent of float numbers ..... 73
exponential ..... 198
extension of instructions 1987 ..... 353
extension registers ..... 77
extension registers (En) ..... 13, 77, 285
fatal trap conditions ..... 63
Index term Reference
fill m elements, string ..... 241
fill, string ..... 240
flag (K) ..... 64, 266, 267,
329
flag (K) in descriptor addressing ..... 110
flag (K) in string instructions ..... 231
flag in index calculation ..... 263, 264
floating overflow (FO) ..... 57
floating point remainder ..... 157
floating underflow (FU) ..... 57
floating-point accumulators (An) ..... 13
floating-point data type ..... 73
floating-point double precision ..... 73
floating-point rounding ..... 74
floating-point single precision ..... 73
Fn register (single-precision floating point) ..... 16
Fn registers (single-precision floating point) ..... 77
FO status bit ..... 57
format, packed (BCD) ..... 325
formats of instruction ..... 117
free buddy element ..... 269
free space pool ..... 22
FREEB instruction ..... 269
freelist ..... 22, 218, 268
FU status bit ..... 57
general operands ..... 84, 87
general registers ..... 13
get bit ..... 151
get bit field ..... 155
get buddy element ..... 268
get physical address ..... 322
GETB instruction ..... 268
GETBF instruction ..... 155
GETBI instruction ..... 151
GO instruction ..... 205
halfword data type ..... 72
heap ..... 225
heap allocation ..... 22
heap management ..... 22, 268
heap variables ..... 22, 268
hidden bit ..... 73
high limit register (HL) ..... 13, 61, 284
hit rate ..... 47
HL register ..... 13, 61, 284
I to the J'th power ..... 188
I/O processor ..... 5, 8
IF <cond> GO instruction ..... 207
IF K RET instruction ..... 226
ignorable trap conditions ..... 60
IIC status bit ..... 60illegal index (IX)60
illegal instruction code (IIC) ..... 60
illegal operand specifier (IOS) ..... 60
illegal operand value (IOV) ..... 60
implementation, physical ..... 40
implicit bit ..... 73
implicit descriptor string ..... 231
implicit descriptor, packed decimal ..... 328
In register ..... 13, 77
INCR instruction ..... 143
increment ..... 143
index page table entry ..... 41
index register (In) ..... 77, 86
index registers (In) ..... 13
index scaling error (XSE) ..... 60
index, logical ..... 86
index, physical ..... 86, 87
indirect segment ..... 32, 33, 37
INIT instruction ..... 20, 217
initial values ..... 22
initialize local clock ..... 272
initialize stack ..... 20, 217
instruction and operand reference status bits ..... 60
instruction code ..... 117
instruction code cross reference table ..... 395
instruction code table ..... 383
instruction example ..... 121
instruction extension 1987 ..... 353
instruction formats ..... 117
instruction operands ..... 81
instruction reference (IR) ..... 64
instruction sequence error (ISE) ..... 60
instruction table, alphabetical ..... 375
INT instruction ..... 158
integer accumulators (In) ..... 13, 77
integer data type ..... 72
integer float register communication ..... 285
integer modulo ..... 160
integer part ..... 158
integer part with rounding ..... 159
interprocess communication ..... 8
INTR instruction ..... 159
INV instruction ..... 137
invalid operation (IVO) ..... 57
INVC instruction ..... 138
invert ..... 137
invert with carry add ..... 138
IOS status bit ..... 60
IOV status bit ..... 60
IR status bit ..... 64
ISE status bit ..... 60
ivalid operation ..... 329
IVO status bit ..... 57
Index term Reference
IX status bit ..... 60
IXI instruction ..... 188
job scheduling ..... 5
jump, conditional ..... 207
jump, unconditional absolute ..... 206
jump, unconditional relative ..... 205
JUMPG instruction ..... 206
JUMPS instruction ..... 319
K flag ..... 64, 266, 267,
329K flag in descriptor addressing
110
K flag in index calculation ..... 263, 264
K flag in string instructions ..... 231
L register (link) ..... 13. 284
LADDR instruction ..... 259
LCNTXT instruction ..... 307, 312
LIND instruction ..... 263
link register (L) ..... 13, 284
LL register ..... 13, 61, 284
load ..... 125
load address ..... 259
load address into base register ..... 261
load address into record register ..... 260
load address of multilevel chain ..... 262
load base register ..... 126
load bypassing cache ..... 301
load CAD ..... 318
load context block ..... 307, 312
load index ..... 263
load record register ..... 127
load register block ..... 307, 310
load special register ..... 283
local addressing ..... 90
local clock initialize ..... 272
local clock read ..... 273
local data field ..... 20, 221
local indirect addressing ..... 94
local indirect post-indexed addressing ..... 96
local post-indexed addressing ..... 92
local variable base register (B) ..... 13
locked swap access ..... 119
log size ..... 22, 225, 268
logical address domain ..... 30
logical addressing ..... 36
logical instructions ..... 125
logical page number ..... 44
logical shift ..... 148
loop general ..... 213
LOOP instruction ..... 213
loop with decrment ..... 211
loop with increment ..... 209
LOOPD instruction ..... 211
LOOPI instruction ..... 209
low limit register (LL) ..... 13, 61, 284
LREGBL instruction ..... 307, 310
mailbox ..... 8
management of stack ..... 20
mantissa ..... 73
MAXL heap variable ..... 22
memory ..... 6
memory management system ..... 27
memory size ..... 40, 293
memory, physical ..... 42
metalanguage symbols ..... 349
MIC registers ..... 14
microprogram version store ..... 320
MMS (memory management system) ..... 27
MMS bit map ..... 40
modulo (DIV4 instruction) ..... 178
modulo, integer ..... 160
monitor call ..... 36
mother domain ..... 31, 52
mother trap enable register (MTE) ..... 13, 52
mother trap enable register(MTE) ..... 284
MOVE instruction ..... 131
move m elements, string ..... 239
move translated until, string ..... 238
move translated, string ..... 237
move until, string ..... 236
move while, string ..... 235
move, string ..... 234
MTE register ..... 13, 52, 284
MUL2 instruction ..... 171
MUL3 instruction ..... 175
MUL4 instruction ..... 177
MULAD instruction ..... 183
multioperand instructions ..... 75
multiply ..... 167
multiply and add ..... 173
multiply three operands ..... 175
multiply two operands ..... 171
multiply with overflow to register ..... 177
multiply with overflow to register, unsigned ..... 179
N stack location ..... 20, 221
natural logarithm ..... 199
NCPLC instruction ..... 271
ND-500 descriptor ..... 270, 271
NEG instruction ..... 136
negate ..... 136
negative zero ..... 329
new instructions 1987 ..... 353
Index term Reference
nibble ..... 325
no operation ..... 265
non-ignorable trap conditions ..... 63
non-reentrant routines ..... 19, 218
NOOP instruction ..... 265
NUCLEUS ..... 302
numeric formats ..... 71, 325
0 status bit ..... 57
operand ..... 81
operand addressing, decimal ..... 328
operand and instruction reference status bits ..... 60
operand overlap ..... 328
operand specifier ..... 117
operand specifier address code ..... 84
operand specifier data part ..... 85
operand specifier format ..... 84
operand specifier prefix ..... 85, 109, 110
operand, constant ..... 106
operands, direct ..... 82, 113
operands, empty ..... 328
operands, general ..... 84, 87
operands, register ..... 108
operating system ..... 5
operating systems support instructions ..... 302
OR instruction ..... 146
OTE register ..... 13, 284
overflow (0) ..... 57
overflow, BCD ..... 329
overpunch format ..... 326
own trap enable register (OTE) ..... 13, 284
$P$ register ..... 284
$P$ register (program counter) ..... 13
$P$ relative addressing ..... 113, 205, 207
packed (BCD) format ..... 325
packed (BCD) operands ..... 328
packed add ..... 330
packed compare ..... 333
packed multiply ..... 332
packed shift ..... 334
packed subtract ..... 331
PADD instruction ..... 330
page fault (PGF) ..... 60
page number, physical ..... 41
page used table ..... 296
paging ..... 28, 40
parameter access ..... 32, 109
parity string ..... 251, 252
part done (PD) ..... 64
PCC command ..... 288
PCOMP instruction ..... 333
PCTSB instruction ..... 300
Index term Reference
PD status bit ..... 64
PGF status bit ..... 60
PHYLADR instruction ..... 322
physical implementation ..... 40
physical memory ..... 42
physical page number ..... 41
physical segment table ..... 27, 40
physical segment table pointer ..... 40
physical segment table pointer (PSTP) ..... 13
PIA status bit ..... 64
pipelining ..... 6
PLANC descriptor ..... 270, 271
PLCCN instruction ..... 270
PMOF instruction ..... 292
PMON instruction ..... 290
PMPY instruction ..... 332
pointer, stack ..... 217, 226
POLY instruction ..... 189
polynomial ..... 189
pool of free space ..... 22
positive zero ..... 329
post-indexing ..... 86
power falure (PWF) ..... 66
power function float base ..... 187
power function integer base ..... 188
PPACK instruction ..... 335
prefix ..... 86
prefix combinations ..... 86
prefix, alternative ..... 109
prefix, descriptor ..... 110
prefix, operand specifier ..... 85
pre-indexed addressing ..... 100
PREVB stack location ..... 20. 221 ..... 226
previous stack pointer ..... 20
private memory ..... 7
privileged instructions allowed (PIA) ..... 64
process ..... 9, 27, 31
process description ..... 27, 31
process number ..... 44
process registers ..... 32
process segment ..... 27, 32
process segment register (PS) ..... 13, 284
process switch disable ..... 277
process switch disabled (PSD) ..... 64
process switch enable ..... 278
program addressing registers ..... 13
program cache clear ..... 288
program capability ..... 32
program counter (P) ..... 13, 284
program domain ..... 9
program memory management off ..... 292
program memory management on ..... 290
program segment capability ..... 33
Index term Reference
programmed trap (PRT) ..... 64
protect violation (PV) ..... 60
PRT status bit ..... 64
PS register ..... 13, 27, 32, 284
PSD status bit ..... 64
PSHIFT instruction ..... 334
PST (physical segment table) ..... 27
PSTP register ..... 13, 40
PSUB instruction ..... 331
PSUM instruction ..... 184
PUPACK instruction ..... 336
put bit ..... 152
put bit field ..... 156
PUTBF instruction ..... 156
PUTBI instruction ..... 152
PV status bit ..... 60
PWCONV instruction ..... 337
PWF status bit ..... 66
R := instruction ..... 127
R =: instruction ..... 130
R register ..... 13
RDUS instruction ..... 301
read from device external to CPU ..... 313
read from NUCLEUS hole ..... 303
read from physical segment ..... 316
read I/O processor memory ..... 299
read local clock ..... 273
read page used table ..... 296
read written in page table ..... 293
receive from port ..... 306
record addressing ..... 98
record base register ( R ) ..... 13
record register ..... 98
record register load ..... 127
recursive routines ..... 20
RECVE instruction ..... 306
reentrant routines ..... 20, 218
register addressing ..... 108
register block ..... 13, 307
register block load ..... 307, 310
register block save ..... 307, 309
register numbers ..... 15
register operands ..... 81, 108, 117
registers, double precision ..... 13, 77
registers, extension ..... 13, 77
registers, floating point ..... 13, 77
registers, integer ..... 13, 77
registers, special ..... 13
relative jump, unconditional ..... 205
REM instruction ..... 157
remainder ..... 178
RET instruction ..... 226
Index term Reference
RETA stack location ..... 20, 221
RETB instruction ..... 226
RETBK instruction ..... 226
RETD instruction ..... 226
RETK instruction ..... 226
RETT instruction ..... 226
return address ..... 20
return from subroutine ..... 226
REXT instruction ..... 313
RHOLE instruction ..... 303
RIOM instruction ..... 299
RLADDR instruction ..... 260
Rn register ..... 77
rotational shift ..... 150
rounding ..... 328
rounding, floating point ..... 74, 159, 258
routine calls ..... 215, 216
RPGU instruction ..... 296
RPHS instruction ..... 316
RWIP instruction ..... 293
S status bit ..... 57
save context block ..... 307, 311
save register block ..... 307, 309
scaling factor ..... 86, 110
SCHPAR instruction ..... 252
SCNTXT instruction ..... 307, 311
SCOMP instruction ..... 242
SCOPA instruction ..... 244
SCOPT instruction ..... 245
SCOTR instruction ..... 243
SCPUNO instruction ..... 321
scratch registers ..... 14
segment ..... 9
segment capability ..... 32
segment relative address ..... 36
segment, direct ..... 33
segment, indirect ..... 32, 33
SEND instruction ..... 305
send to port ..... 305
set bit ..... 154
set bit in trap enable register ..... 281
set flag ..... 266
set parity in string ..... 251
set to one ..... 142
SET1 instruction ..... 142
SETBI instruction ..... 154
SETE instruction ..... 281
SETK instruction ..... 266
setting of status bits ..... 403
SFILL instruction ..... 240
SFILLN instruction ..... 241
SHA instruction ..... 149
Index term Reference
shared segment ..... 9, 19, 27, 3
shift arithmetical ..... 149
shift logical ..... 148
shift rotational ..... 150
SHL instruction ..... 148
short address codes ..... 75, 85
short displacement part ..... 75, 86
SHR instruction ..... 150
sign (S) ..... 57
sign extension ..... 77
sign, embedded ..... 326
signalling status bits ..... 64
signed integer ..... 72
SIMULA ..... 160
SIMULA entier function ..... 161
SIN instruction ..... 191
sine ..... 191
single instruction trap (SIT) ..... 59
single precision floating point ..... 73
single-precision floating point registers (Fn) ..... 77
SIT status bit ..... 59
size of memory ..... 40
SLOCA instruction ..... 247
SMATCH instruction ..... 250
SMOVE instruction ..... 234
SMOVN instruction ..... 239
SMVTR instruction ..... 237
SMVTU instruction ..... 238
SMVUN instruction ..... 236
SMVWH instruction ..... 235
SOLO instruction ..... 277
source instruction ..... 231
SP stack location ..... 20, 221
space, free pool of ..... 22
special instructions ..... 277
special load of TOS ..... 315
special purpose registers ..... 13
special register load ..... 283
special register store ..... 284
SQRT instruction ..... 190
square root ..... 190
SREGBL instruction ..... 307, 309
SSCAN instruction ..... 248
SSKIP instruction ..... 246
SSPAN instruction ..... 249
SSPAR instruction ..... 251
ST register ..... 284
stack allocation ..... 20
stack displacement ..... 20
stack initialization ..... 20, 217
stack management ..... 20
stack overflow (STO) ..... 60
stack pointer ..... 20, 217, 226
Index term Reference
stack underflow (STU) ..... 60
STAH heap variable ..... 22
static allocation ..... 19
static link ..... 262
status bits ..... 329
status bits setting ..... 403
status bits survey ..... 66
status bits, data ..... 57
status bits, operand and instruction reference ..... 60
status bits, system error ..... 66
status bits, tracing ..... 59
status register (ST) ..... 13, 51, 56, 66.284
STO status bit ..... 60
store ..... 128
store CPU number ..... 321
store local base register ..... 129
store microprogram version ..... 320
store record register ..... 130
store special register ..... 284
store zero ..... 141
string compare ..... 242
string compare translated ..... 243
string compare translated with pad ..... 245
string compare with pad ..... 244
string fill ..... 240
string fill m elements ..... 241
string instructions ..... 231
string locate element ..... 247
string match ..... 250
string move ..... 234
string move m elements ..... 239
string move translated ..... 237
string move translated until ..... 238
string move until ..... 236
string move while ..... 235
string scan ..... 248
string skip elements ..... 246
string span ..... 249
STU status bit ..... 60
STZ instruction ..... 141
SUB2 instruction ..... 170
SUB3 instruction ..... 174
SUBC instruction ..... 182
subroutine arguments ..... 94, 108, 218
subroutine entry points ..... 218
subroutine return ..... 226
subroutine, enter directly ..... 220
subroutine, stack ..... 221
subtract ..... 166
subtract three operands ..... 174
subtract two operands ..... 170
subtract with carry ..... 182
Index term Reference
sum of products ..... 184
survey of address modes ..... 87
survey of status bits ..... 66
SVERS instruction ..... 320
swap access, locked ..... 119
SWAP instruction ..... 132
swapping ..... 27, 293
symbols and abbreviations ..... 349
synchronization status bits ..... 64
system configuration ..... 5
system diagnosis ..... 8
system error status bits ..... 66
TAN instruction ..... 195
tangent ..... 195
TEMM register ..... 284
termination conditions ..... 231
test against zero ..... 135
test and set ..... 279
TEST instruction ..... 135
THA register ..... 13, 284
THM status bit ..... 60
top of stack register (TOS) ..... 13, 20, 217
top of stack register register (TOS) ..... 284
TOS register ..... 13, 20, 284
TOSSP := instruction ..... 315
tracing status bits ..... 59
translation of address ..... 40
translation of characters ..... 231
translation speedup buffer (TSB) ..... 44
translation speedup buffer clear ..... 300
translation table ..... 231
trap conditions ..... 51
trap conditions, fatal ..... 63
trap conditions, ignorable ..... 60
trap conditions, non-ignorable ..... 63
trap enable modification mask (TEMM) ..... 13, 53, 284
trap handler address register (THA) ..... 13
trap handler data field ..... 55
trap handler missing (THM) ..... 60
trap handler register register (THA) ..... 284
trap handler routines ..... 51
trap handling ..... 39
trap information ..... 218
trap priority ..... 55
trap propagation ..... 53
tree, domain ..... 31
TSET instruction ..... 279
TUTTI instruction ..... 278
two's complement ..... 72
type conflicts ..... 75, 106
UDIV instruction ..... 180
Index term ..... Reference
UMUL instruction ..... 179
unconditional absolute jump ..... 206
unconditional relative jump ..... 205
unsigned divide ..... 180
Unsigned multiply with overflow to register ..... 179
WEXT instruction ..... 314
WHOLE instruction ..... 304
word data type ..... 72
WPCONV instruction ..... 338
WPHS instruction ..... 317
write perfinitted ..... 32
write to device external to CPU ..... 314
write to NUCLEUS hole ..... 304
write to physical segment ..... 317
written in page table ..... 293
XOR instruction ..... 147
XSE status bit ..... 60
Z status bit ..... 57
zero (Z) ..... 57
zero, positive and negative ..... 329
ZPGU instruction ..... 297
ZWIP instruction ..... 294



## SEND US YOUR COMMENTS!

Are you frustrated because of unclear information in our manuals? Do you have trouble finding things?

Please let us know if you:

- find errors
- cannot understand information
- cannot find information
- find needless information.

Do you think we could improve our manuals by rearranging the contents? You could also tell us if you like the manual.

Send to:
Norsk Data A.S
Documentation Department
P.O. Box 25 BOGERUD

N-0621 OSLO 6 - Norway

## NOTE!

This form is primarily for documentation errors. Software and system errors should be reported on Customer System Reports.

Manual Name: $\qquad$ Manual number: $\qquad$
Which version of the product are you using? $\qquad$
What problems do you have? (use extra pages if needed) $\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
Do you have suggestions for improving this manual?
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
Your name: ___ Date:___ Position:___
Company:____

Address: $\qquad$

What are you using this manual for? $\qquad$
$\qquad$

## Answer from Norsk Data

$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
Answered by Date


## Norsk Data A.S

Documentation Department
P.O. Box 25, Bogerud

Oslo 6, Noway


[^0]:    I would like to order
    Ring binders, B5, at NOK 35.- per binder
    Ring binders, A4, at NOK 45.- per binder
    .......... Plastic Covers, A4, at NOK 10.- per cover
    Name:
    Company: $\qquad$
    Address:

