
ND-5500 Reference Manual ND-05.009.3 EN

,

The information in this manual is subject to change without notice. Norsk Data A.S assumes no responsibility for any errors that may appear in this manual. Norsk Data A.S assumes no responsibility for the use or reliability of its software on equipment that is not furnished or supported by Norsk Data A.S. Copyright C1987 by Norsk Data A.S.

PRIN	ITING RECORD
PRINTING	NOTES
10/80	Version 1
07/82	Version 2
06/87	Version 3
	· · · · · · · · · · · · · · · · · · ·



UPDATING

Manuals can be updated in two ways, new versions and revisions. New versions consist of a completely new manual which replaces the old one, and incorporate all revisions since the previous version. Revisions consist of one or more single pages to be merged into the manual by the user, each revised page being listed on the new printing record sent out with the revision. The old printing record should be replaced by the new one.

New versions and revisions are announced in the ND Customer Support Information and can be ordered from the address below.

The reader's comments form at the back of this manual can be used both to report errors in the manual and give an evaluation of the manual. Both detailed and general comments are welcome.

RING BINDER OR PLASTIC COVER

The manual can be placed in a ring binder for greater protection and convenience of use. Ring binders may be ordered in two sizes: B5 and A-4.

The manual may also be placed in a plastic cover. This cover is more suitable for manuals in A4 size of less than 100 pages than for larger manuals. Please send your order, as well as all types of inquiries and requests for documentation to the local ND office, or (in Norway) to:

> Norsk Data A.S Graphic Centre P.O.Box 25 BOGERUD N-0621 OSLO 6 - Norway

> > O

I would like to order
Ring binders, B5, at NOK 35 per binder
Ring binders, A4, at NOK 45 per binder
Plastic Covers, A4, at NOK 10 per cover
Name:
Company:
Address:

Preface:

PREFACE

THE PRODUCT

This manual describes the instruction set, the trap-handling system and the memory management system of the central processing unit of the ND-500 series computer systems and the ND-5000 series computer systems.

The ND-5000 CPU has a completely new and unique physical implementation, but is based on the ND-500 systems architecture. The ND-5000 uses the same instructions as the ND-5000 .

THE READER

The ND-500 CPU reference manual is intended for anybody using the ND-500 assembler and for system programmers needing to know the exact format of the generated code.

Programmers making advanced use of the memory management system for segmenting, or writing their own trap-handling routines will find detailed information in this manual.

PREREQUISITE KNOWLEDGE

No previous knowledge of the ND-500 or the ND-5000 is required, but assembly programming experience is desirable. Understanding the memory management system, making programs that handle communication between the I/0 processor and the ND-500 or the ND-5000 and the inner kernel of the operating system requires a more detailed description of both ND-500 , or ND-5000 , and ND-100 hardware. This can be found in

ND-5000 Hardware Description	- ND-05.020
ND-500/2 Hardware Description	- ND-05.015
ND-100 Functional description	- ND-06.026 '

Use of the ND-500 assembler and how to link and load an ND-500 program is described in the manuals

ND-500	Assembler Reference manual	- ND-60.113
ND-500	Loader Monitor	- ND-60.136

This manual is organized as a reference manual. It is intended for looking up the exact syntax of machine instructions and hardware details relevant to software. Each chapter is independent and can be understood without reading previous chapters.

This manual is valid for both the ND-500 and the ND-5000 computer systems. When the manual uses the name ND-5000 this is also valid fore the ND-500 .

The chapters are organized as follows:

PART I General design

Chapter 1: A general introduction to the ND-5000 system Chapter 2: The register block Chapter 3: Stack and heap management Chapter 4: Memory management system Chapter 5: Cache memory system Chapter 6: The trap system Chapter 7: Data types handled by the CPU Chapter 8: Operand specifiers and addressing Chapter 9: Instruction formats PART II Instruction set Chapter 10: Data transfer and logical instructions Chapter 11: Arithmetical instructions Chapter 12: Mathematical functions Chapter 13: Control instructions Chapter 14: String instructions Chapter 15: Miscellaneous instructions Chapter 16: Special instructions Chapter 17: Packed decimal instructions (Option)

Part II is organized in a logical way. You find related instructions when leafing through the neighbouring pages to a specific lookup.

The appendices contain tables of address codes, instructions, cross references, and notational conventions.

NEW INSTRUCTIONS

A number of new instructions are introduced with the ND-5000 . These instructions also run on computer systems with the ND-500/1 and the ND- 500/2 CPUs. The instructions are labelled: ('87 extension).

CPU - I/O PROCESSOR

The term 'CPU' is used for the ND-500/ND-5000 processor throughout this manual. Whenever the I/O processor is mentioned, this means the ND-100/ND-110 processor.

Norsk Data ND-05.009.03 EN

vi

EXAMPLES USED IN THIS MANUAL

vii

Due to the large number of instruction formats and address modes available, it is not possible to illustrate more than a small fraction of the legal combinations. An attempt has been made to show the use of each format and mode at least once.

Numeric quantities are presented in decimal, octal and/or hexadecimal format. Octal numbers are followed by a 'B' and hexadecimal numbers by an 'H'. Hexadecimal numbers must always start with a decimal number to avoid confusion with identifiers (that is, FFH must be written as OFFH). In this manual hexadecimal numbers are always preceded by a zero. Absence of a following letter indicates decimal number.

When reading examples containing word and halfword quantities displayed as octal bytes, the values in the upper bytes have to be shifted. Example:

Binary pattern: 0001000000000000000001001001010001			010010		
Displayed as:	Four octal bytes:	020B	010B	111B	122B
	Two octal halfwords	:	010010E	3 O	44522B
	Octal word:			020020	44522B

Hexadecimal numbers require no shifting; the hexadecimal digits can be concatenated as they are, two digits per byte.

The term WORD always refers to 32-bit words. 16-bit data items (ND-100 words) are referred to as HALFWORDS. The term BYTE refers to 8-bit bytes.

In the figures, address values increase downwards.

TABLE OF CONTENTS

Section Page

1	INTRODUCTION	•••	•••	•••	•	•••	٠	3
1.1 1.2 1.3 1.4	CPU Architecture and CPU Implementation System configuration	and	 the	 CPUs	•	 	•	5 5 8 9
2	THE REGISTER BLOCK	•••		• •	•	•	•	11
3	STATIC DATA, STACK AND HEAP				•	•		17
3.1 3.2 3.3	Static allocation			• •	•	•		20
4	MEMORY MANAGEMENT SYSTEM	•••	•••	••	•	•	• •	25
	Process	· · · · · ·		· · · · · · · · · · · · · · · · · · ·	• • • • • • • • • •	 . .<	27 30 31 32 32 34 36 36 36 36 39 40 44
5	CACHE MEMORY SYSTEM		•••	•••	•	•	• •	45
6	THE TRAP SYSTEM			•••	•	•	•••	49
6.1 6.2 6.3 6.4 6.5	General	· · ·	•••	· · ·	•	• • •	•••	51 52 52 55 57

6.5.1 6.5.2 6.5.3 6.5.3.2 6.5.3.2 6.5.3.2 6.5.3.2 6.5.4 6.5.5 6.5.6 6.5.7	2 Non-ignorable trap conditions	57 59 60 63 63 64 66 66 66
7 D/	ATA TYPES	69
7.1 7.2 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.2.8 7.2.8 7.3 7.4	Introduction	71 71 72 72 73 73 74 75 75 77
8 OF	PERAND SPECIFIERS AND ADDRESSING	79
8.1 8.2 8.2.1 8.2.2 8.3 8.4 8.5 8.6 8.7	Introduction	81 82 84 86 87 90 92 94 96
8.8	Record addressing	98
8.9 8.10 8.11 8.12 8.13 8.14 8.15	Pre-indexed addressing	100 102 104 106 108 109
8.16 8.16.1 8.16.2 8.16.3	Direct operands	113 113 113

Section

9 TH	IE ND-500 INSTRUCTION SET
10 DA	TA TRANSFER AND LOGICAL INSTRUCTIONS
10.1 10.2	Load
	Load local base register
10.3	Load record register
10.4	Store
10.5	Store local base register
10.6	Store record register
10.7	Move
10.8	Swap
10.9	Compare
10.10	Compare two operands
10.11	Test against zero
10.12	Negate
10.13	Invert
10.14	Invert with carry add
10.15	Absolute value
10.16	Clear register
10.17	Store zero
10.18	Set to one
10.19	Increment
10.20	Decrement
10.21	And
10.22	Or
10.23	Exclusive or
10.24	Logical shift
10.25	Arithmetical shift
10.26	Rotational shift
10.27	Get bit
10.28	Put bit
10.29	Clear bit
10.30	Set bit
10.31	Get bit field
10.32	Put bit field
10.33	Floating point remainder
10.34	Integer part
10.35	Integer part with rounding
10.36	AMODB - Integer modulo ('87 extension)
10.37	ENTIER - SIMULA Entier function ('87 extension) 161
11 AF	RITHMETICAL INSTRUCTIONS
4 4 4	
11.1	Add
11.2	Subtract
11.3	Multiply
11.4	Divide

Page

$11.5 \\ 11.6 \\ 11.7 \\ 11.8 \\ 11.9 \\ 11.10 \\ 11.11 \\ 11.12 \\ 11.13 \\ 11.14 \\ 11.15 \\ 11.16 \\ 11.17 \\ 11.18 \\ 11.19 \\ 11.20$	Add two operands1Subtract two operands1Multiply two operands1Divide two operands1Add three operands1Subtract three operands1Multiply three operands1Multiply three operands1Divide three operands1Multiply with overflow to register1Divide with remainder to register (modulo)1Unsigned multiply with overflow to register1Add with carry1Subtract with carry1Sum of products1	70 71 72 73 75 77 77 77 78 79 80 81 82 83 84
12 M	ATHEMATICAL FUNCTIONS	85
$12.1 \\ 12.2 \\ 12.3 \\ 12.4 \\ 12.5 \\ 12.6 \\ 12.7 \\ 12.8 \\ 12.9 \\ 12.10 \\ 12.11 \\ 12.12 \\ 12.13 \\ 12.14 \\ 12.15$	A to the I'th power1I to the J'th power1Polynomial1Square root1Sine1Arc sine1Cosine1Arc cosine1Tangent1Arc tangent1Arc tangent two argument1Exponential1Natural logarithm1Common logarithm2	88 89 90 91 92 93 95 97 99 99 99 99 99 99 99 99 99
13 CC	ONTROL INSTRUCTIONS	03
$13.1 \\ 13.2 \\ 13.3 \\ 13.4 \\ 13.5 \\ 13.6 \\ 13.7 \\ 13.8 \\ 13.9 \\ 13.10 \\ 13.11$	Unconditional relative jump	06 07 09 11 13 15 16 17 18
14 ST	TRING INSTRUCTIONS	29

$14.1 \\ 14.2 \\ 14.3 \\ 14.4 \\ 14.5 \\ 14.6 \\ 14.7 \\ 14.8 \\ 14.9 \\ 14.10 \\ 14.11 \\ 14.12 \\ 14.13 \\ 14.14 \\ 14.15 \\ 14.16 \\ 14.17 \\ 14.18 \\ 14.19 \\ 14.20$	Introduction231String move234String move while235String move until236String move translated237String move translated until238String fill239String fill240String fill241String compare242String compare243String compare244String compare translated with pad244String locate element247String span248String match249String match249String match250Set parity in string251Check parity in string252
15 M	ISCELLANEOUS INSTRUCTIONS
$15.1 \\ 15.2 \\ 15.3 \\ 15.4 \\ 15.5 \\ 15.6 \\ 15.7 \\ 15.8 \\ 15.9 \\ 15.10 \\ 15.11 \\ 15.12 \\ 15.13 \\ 15.14 \\ 15.15 \\ 15.16 \\ 15.17 \\ 15.18$	PLCCN - Convert PLANC descriptor to ND-500 descriptor ('87extension)
16 S	SPECIAL INSTRUCTIONS
16.1 16.2 16.3	Disable process switch

Norsk Data ND-05.009.03 EN

16.4	Break point	280
16.5	Set bit in trap enable register	281
16.6	Clear bit in trap enable register	282
16.7	Load special register	283
16.8	Store special register	284
16.9	Integer float register communication	285
16.10	Data cache clear	286
16.11	Data cache clear	200
16.12	Program cache clear	201
16.13	Data memory management on	200
16.14	Program memory management on	209
16.15	Program memory management on	290
16.16	Data memory management off	291
16.17	Program memory management off	292
16.18	Read Written In Page table	293
16.19	Clear Written In Page bit	294
-	Clear Written In Page table	295
16.20	Read Page Used table	206
16.21	Clear Page Used bit	207
16.22	clear Page Used table	298
16.23	Read 1/0 processor memory	299
16.24	Clear translation speedup buffer	300
16.25	Load bypassing cache	201
16.26	OPERATING SYSTEMS SUPPORT INSTRUCTIONS	202
10.20.	I RHOLE - read from NUCLEUS Hole ('87 extension)	202
10.20.4	<pre>4 WHULE - Write to NUCLEUS hole ('87 extension)</pre>	20/1
16.26.3	3 SEND - Send to port ('87 extension)	205
16.26.1	4 RECVE - Receive from port ('87 extension)	202
16.27	INSTRUCTIONS MANIPULATING REGISTER- AND CONTEXT BLOCK	300
16.27.1	1 SREGBL - Save register block ('87 extension)	307
16.27.2	2 LREGBL - Load register block ('87 extension)	309
16.27.3	$\frac{1}{3} = \frac{1}{3} = \frac{1}$	310
16.27.2		311
16.28		312
16.29		313
16.30	WEXT - Write to device external to CPU ('87 extension)	314
	TOSSP - Special load of TOS ('87 extension)	315
	RPHS - Kead from physical segment ('87 extension)	216
16.32	WPHS - Write to physical segment ('87 extension)	317
16.33	TOAU CAD I OF EXTENSION	212
16.34	call supervisor (o/ extension)	210
16.35	SVERS - Store microprogram version (187 extension)	220
10.30	SCPUNO - Store CPU number ('87 extension)	221
16.37	PHYLADR - Get physical address ('87 extension)	322
17 BI	NARY CODED DECIMAL INSTRUCTIONS (Option)	323
17.1	Introduction	325
11.2	Packed add	230
1/.3	Packed subtract	221
1/.4	Packed multiply	222
11.5	Packed compare	222
17.6	Packed shift	224
		,,,,

Section

17.7Convert ASCII to packed33517.8Convert packed to ASCII33617.9Convert packed to binary word33717.10Convert binary word to packed338

APPENDIX

A	Address codes
В	Address code table
С	Symbols and abbreviations
D	New instructions - 1987 extension
Е	Instruction table
F	Alphabetical instruction table
G	Instruction code table
Н	Instruction code cross reference table
I	Setting of status bits

Index

1

Page

1 INTRODUCTION

1.1 CPU Architecture and CPU Implementation

By introducing the ND-5000 systems, Norsk Data also introduces the ND-5000 CPU. This is the third generation of implementations of the ND-500 CPU architecture.

The CPU software architecture is still named ND-500, while the new systems, with the ND-5000 CPU implementation, are named the ND-5000 series computer systems. The concepts <u>software architecture</u> and <u>implementation</u> are outlined in table 1.

CPU-	Name	Systems
software architecture \rightarrow instruction set register set addressing modes trap system	ND-500	A11
physical implementation	ND-500/1 ND-500/2	ND-520/540/560 ND-510/530/550/ 560/570/580
	ND-5000	ND-5X00

Table 1. CPU Architecture and CPU Implementation

The ND-5000 CPU runs the same instruction set, uses the same register set and the same addressing modes as the ND-500/1 and the ND-500/2 CPUs.

1.2 System configuration

The ND-5000 central processing unit is part of the ND-5000 computer system. This system is a combination of an I/O processor, an ND-5000 CPU and a shared memory, see figure 1. Until now the I/O processor has been an ND-100, but when the DOMINO I/O system is introduced, other types of I/O processors will be possible.

THE I/O PROCESSOR:

- Supervises the CPU
- Runs the I/O system, file system, operating system and job scheduling

- Runs local I/O-processor jobs

THE ND-500 type CPU:

- 32-bit logical address
- Addressing system implemented twice by the memory management system to allow user programs of 4 gigabytes of instructions and 4 gigabytes of data
- CPU shared by many user programs through efficient use of the memory management system
- Operations on data units ranging from 1 to 64 bits
- Byte-oriented instructions designed for efficient execution of high-level language programs
- Cache memory employing a forward fetch mechanism for main memory access
- Main memory access up to 16 bytes wide, eliminating the memory bandwidth bottleneck
- Two independent but identical cache systems, one for instructions and one for data
- The majority of machine level instructions requiring only one basic cycle
- Asynchronous floating point arithmetic for increased instruction execution speed
- Instruction and data pipelining techniques employed to optimize execution speeds
- Specialized high-speed hardware for 32/64-bit floating point multiplication and division
- Optional BCD hardware for operations on packed binary-coded decimal numbers.

MEMORY:

- Multi Function Bus main memory with direct access for the ND-5000 CPU, the I/O processor CPU and DMA transfer devices
- Physical main memory up to 32 Mbytes
- Virtual memory management system
- Memory fully or partially shared between the I/O processor and ND-500 type CPU.

	ND-500	00 CPU				
Shared memory	I/O proces- sor private memory	ND-5000 private memory		R O L	A T U	D R S S
	I/O pro	cessor	L			

Figure 1. The ND-5000 computer system

1.3 Communication between the I/O Processor and the CPUs

All or part of the memory can be shared between the CPU, the I/O processor and associated I/O devices. This allows for easy access and control by all components of the system.

The communication between the I/O processor and the CPU is set up as a mailbox and DMA transfer system. The mailbox contains 3 registers:

- Control register: For the I/O processor to give the CPU a command
- Status register: For the CPU to give the I/O processor status
- Address register: A pointer to where in the I/O-processor memory a chain of message buffers will be found. Message buffers may contain commands or data from the I/O processor to the CPU or may be used by the CPU for storing extended status information

Some examples of commands to the CPU are context switch, reset, wait or data transfer.

The status information returned to the I/0 processor reports that a job is finished, the reason for the CPU termination and the type of possible CPU malfunctions.

The CPU microprogram initiates and controls the DMA access channel to the I/O-processor memory. The communication channel is also used extensively for diagnostic and test program information. The I/O-processor is used as a diagnostic vehicle for the CPU.

1.4 Domains, segments and processes

The memory in an ND-500 type system is logically structured into DOMAINS. A domain has one 32-bit address area (4 gigabytes) for executable code (the program domain) and another one for data (the data domain).

Each domain is divided into SEGMENTS, with up to 32 per domain. A segment can be up to 128 Mbytes, which is equivalent to 27 address bits. The smallest unit for access protection (write and parameter access protection) is a segment. An instruction segment may access any data segment in the domain.

Two (or more) domains may have segments in common in order to share code or data.

A sequence of operations requiring no parallel execution is called a PROCESS. A process is carried out sequentially in the CPU, but several processes started at different times may, in effect, run concurrently. The processes, however, are "time-sliced".

A process may refer to up to 256 domains of data and instructions. These are connected in a tree stucture called a domain tree, specified by the process description kept by the memory management system. The links between the domains are determined at the creation of each domain. The domain closest above (that is, closer to the root) a domain D is the mother of D, and D is the child. D may itself be the mother of other child domains.

Control can be switched from one domain to another by calling a routine in the other domain, or by causing an error situation (trap condition) not taken care of by a routine in the current domain. A routine may access data in the domain from which it was called through an address prefix (ALT).

Within a domain, routines are called directly by address. Routines in other domains are called through their routine number, not by address.

Communication between processes is possible through monitor calls or through a shared data segment.

2 THE REGISTER BLOCK

The ND-500 type CPU has four registers for program and data addressing. These are the program counter P, the L (link) register containing the subroutine return address, the local variable base register B, and the record base register R.

The four 32-bit general registers, I1, I2, I3, and I4, may be used as integer accumulators or as index registers. They are used for both word and partial word operations (halfword, byte, bit and bit field).

The A1, A2, A3, and A4 registers are 32-bit floating-point accumulators used for real number arithmetic. Each floating point accumulator may be extended with a 32-bit Extension register (E1, E2, E3 and E4), making four 64-bit floating point accumulators for double precision arithmetic.

The ND-5000 also has several special purpose registers:

ST	Status register
OTE	Own trap enable register
CTE	Child trap enable register
MTE	Mother trap enable register
TEMM	Trap enable modification mask

Table 2. 64-bit Special Purpose Registers

TOS	Top of stack register
LL	Low limit trap register
HL	High limit trap register
THA	Trap handler address register

Table 3. 32-bit Special Purpose Registers

The ST, OTE, CTE, MTE and TEMM registers are treated as two 32-bit registers when referenced in instructions. The least significant parts (bits 0:31) are called ST1, OTE1, CTE1, MTE1 and TEMM1. The most significant parts (bits 32:63) are called ST2, OTE2, CTE2, MTE2 and TEMM2.

The memory management system utilizes a number of registers accessible only to the microprogram. These include:

CED	Current executing domain register
CAD	Current alternative domain register
PS	Process segment register
PSTP	Physical segment table pointer

Table 4. Memory Management Utilized Registers

Each process in the system has its own copy of the CED, CAD and PS registers. PSTP is one global register for the whole system.

The context block is made up from these registers except from PSTP. In addition, it contains scratch registers named 'mic'. These are registers accessable from microprogram only, for use in macroinstructions that may be interupted while operating on more data than are handled by the general registers.

arg1 : 2 : 3 : 4 : 5 : 6 : 7 : 8 : 9 : 10 :	Trapping P P L B R I1 I2 I3 I4 A1	arg17 : 18 : 19 : 20 : 21 : 22 : 23 : 24 : 25 : 26 :	E4 ST1 ST2 PS TOS LL HL THA CED CAD	arg33 : 34 : 35 : 36 : 37 : 38 : 39 : 40 : 41-50:	CTE1 CTE2 MTE1 MTE2 TEMM1 TEMM2 mic mic copy of program

The registers are numbered according to the table below. Note that 64-bit registers are given consecutive numbers.

Table 5. Register Numbers

31	0	1
I	2	Program counter
]	L	Link (subroutine return address)
3	В	local variable Base
	R	Record base
,	TOS	Top Of Stack register
]	LL	Low Limit trap register
]	HL	High Limit trap register
,	ТНА	Trap Handler Address register
	I1	
	12	Integer accumulators or Index registers
	13	The In accumulators are named
	14	BIn, BYn, Hn and Wn when used for BIt, BYte, Halfword or Word operations (n=1,2,3,4).

0

63

A1	E1
A2	E2
A3	E3
A4	E4

Floating	point a	ccumula	tors
and Exter A=E= 32 b			

The An accumulators are named Fn when used as single-precision floating point registers. The (An, En) register pair is named Dn when used as doubleprecision floating-point registers.

ST1	ST2
OTE1	OTE2
MTE1	MTE2
CTE1	CTE2
TEMM1	TEMM2

STatus register


Own Trap Enable register

Mother Trap Enable register

Child Trap Enable register

Trap Enable Modification Mask

Figure 2. The Register Block



3 STATIC DATA, STACK AND HEAP

When a subroutine is called, space is required to store return information and local variables. This space may be allocated

- in a fixed location in memory, referenced relative to the B register or by absolute address (static allocation)
- on a stack growing from low to high memory, referenced relative to the B register
- in a block released from a freelist. The block may be anywhere in otherwise unused memory, referenced relative to the B register.

Static or dynamic allocation of the local data area of a routine is determined by the kind of entry point instruction, and a program system may contain a mixture of procedures with statically and dynamically allocated data areas.

The initialization of the header of the local data area is in most respects equivalent for static, stack and heap allocation. Usually, the calling procedure need not be concerned with the allocation strategy used.

3.1 Static allocation

Data allocated in fixed locations may be addressed by a full 32-bit address referencing any segment within the domain. Statically allocated data are not released during program execution for other use, and local variables in routines keep their values from one call to the next.

Routines with static data areas are entered through an ENTF or ENTFN instruction. Such routines are by definition non-reentrant and cannot be called recursively, but in other respects they behave like other routines. The fixed local data area is initialized as shown in figure 3. The B register is updated to point to the local data area and data references may be addressed relative to the B register, as with stack routines, and may also be addressed directly.

Trap handlers always have a fixed local data area which has a special layout discussed in chapter 6.

3.2 Stack allocation

A stack is initialized through the INIT or ENTM instruction, either one can declare the lowest stack address and its maximum extent. When a stack is initialized, the TOS register is loaded with the address of the first free location beyond the stack's maximum extent. TOS serves to prevent the stack from growing too large, and as a pointer to the variables describing the heap. The first free location beyond the current extent of the stack is pointed to by the B.SP location.

A new data block on the stack is allocated by executing an ENTS or ENTSN instruction. On routine entry the data block is automatically initialized as follows:

В —	PREVB	<pre>previous stack pointer (extent of stack) previous value of B register</pre>
	RETA	current return address
	SP	stack pointer (first free location)
	AUX/LOG	auxiliary location for language
	N	processors or buddy subroutines number of arguments
	arg1	•
arg2	addresses of arguments	
		local variable area (uninitialized)
		← Stack pointer (B.SP)

Figure 3. Local Data Area Layout

If the number of arguments supplied exceeds the maximum allowed by the ENTSN entry point instruction, only the maximum allowed number of argument addresses will be put on the stack and the N location will contain the value of the "maximum number of arguments" operand. (This also applies to the ENTFN instruction.)

The INIT instruction initializes the stack in a similar way, but the PREVB and RETA will be zeroed, so that an attempt to link downwards beyond the lower stack address will cause an Address Zero or Stack Underflow trap.

The ENTM instruction initializes a new stack starting from a specified address, giving the TOS register a new value. If the module called is within the current domain, the old TOS value is saved on the current

ND-500 Reference Manual STATIC DATA, STACK AND HEAP

top of the old stack, pointed to by B.SP. Initialization of the new stack is the same as for a routine entry; the base address of the previous stack block is saved in PREVB. If the module is in another domain, TOS, PREVB and RETA are stored in the domain information table and restored on return.

The ENTM is typically used for initializing a stack for the routines on a segment, being called from other segments in the same domain or from other domains. Executing the same ENTM instruction twice will overwrite the old initial values, possibly destroying the return address and other information.

Stack space is released through the RET or RETK instructions. The B register is loaded from the PREVB location. On exit from a module (a subroutine entered through ENTM) in the current domain, the TOS register is <u>not</u> updated; this must be done explicitly. After a domain call, TOS is restored from the domain information table.

Stack displacements (relative to the B register) are always nonnegative, the displacement being the number of bytes to add to the B register. The symbols PREVB, RETA, SP, AUX and N are predefined as 0, 4, 8, 12 and 16 respectively.

3.3 Heap allocation

When running several routines "concurrently" (see section 1.4), stack allocation of local data areas will cause problems if the routine finishing first is not the one with its data area on top of the stack.

Complex data structures like trees, lists and networks, may grow and shrink dynamically, and elements acquired during the execution of a procedure should not be released upon exit.

For both these uses, data elements may be allocated from a pool of unreserved space called the heap. The heap is described by a set of <u>heap variables</u> pointed to by the TOS register. The heap variables are the MAXL, STAH and ENDH locations and an array of pointers to linked lists of free elements, each block size has its own free list. The first word of an element contains the address of the next element in the list, zero indicating the end of the list. The block size is always a power of two and is indicated by the logarithm to the base two (the "log size") of the number of words.

MAXL, the first location beyond the stack, is pointed to by the TOS register and contains the maximum size of elements to be allocated. The next two locations, STAH and ENDH, are reserved for the lower and upper address limits of the pool respectively. Beyond these two locations is the array of pointers, FLOGO to FLOG<MAXL>.

	ł				
TOS ->	MAXL	Max log size of elements allowed Start of heap End of heap			
	STAH				
	ENDH				
	FLOGO	Head pointers for freelists of			
	FL0G1	elements of the different log sizes. The freelist pointers have the value			
	FLOG2	0 if no element of the log size is available.			
	FLOG3				
	•				
	•				
	·				
	FLOG <maxl></maxl>				

Figure 4. Layout of heap variables

The heap variables must be initialized by the user program and the user is responsible for building the lists. The STAH and ENDH variables are not used by the heap instructions, but are available for a heap administration routine implemented as a trap handler for the stack overflow trap. A local area for use by a subroutine may be allocated by executing the ENTB instruction. This contains an indication of the required block size. On routine entry, the address of the allocated block is loaded into the B register, and the block size is stored in the AUX/LOG location. In all other respects the local data area is initialized as for a stack routine.

A data element is allocated by the GETB instruction, which specifies the size of the desired element. The address of the element is loaded into the specified register.

If a block of the requested size is available, it is unlinked from the list. If the list head is zero, indicating that the list is empty, lists representing larger blocks are examined. If a larger block is available, it is split in halves and one half is left in the appropriate freelist. The block may have to be split several times before an element of the requested size can be given to the program. If no larger element is available, or if the requested size is larger than the MAXL value, a stack overflow trap condition occurs.

A routine entered through ENTB may release its local data area by returning through the RETB or RETBK instruction. An element acquired by the GETB may be released by the FREEB instruction.

A released element will be linked to the appropriate freelist according to the size of the element. Elements are not combined; this may be done by the trap handler for the stack overflow trap condition.

The stack overflow trap is used to signal that all lists containing blocks of wanted size or larger are empty.

Be aware that initializing a new stack by INIT or ENTM will change TOS, thus another set of heap variables will be used by the buddy instructions. The new heap variables may be initialized to the values of the old ones or to new values.

If ENTB is used to allocate space for co-routines, care should be exercised if the called routines make further calls to stack routines. When co-routines use a common stack and a second co-routine is activated before the return, the stack areas will overlap because B.SP is the same in both routines. No problems will occur if all routines in the system are entered through ENTB or if the stack routine is certain to terminate before another co-routine is activated. (Standard library routines may be used freely; they will not cause activation of other co-routines.)

No assumptions should be made about initial values of locations of stack or heap elements not explicitly mentioned in this chapter.

4 MEMORY MANAGEMENT SYSTEM

4.1 Introduction

A process is a sequential computation requiring no parallel execution. A process may refer to up to 256 domains. Each domain is a full 32-bit address area for program instructions and another one for data. A process may easily access two such data domains, the so-called Current Executing Domain (CED) and the Current Alternative Domain (CAD). Instructions will always be fetched from CED, but data will be taken from CAD when the address code prefix ALT is used. If ALT is omitted, data accesses will be done in CED.

Each domain is divided into 32 logical segments with 27 address bits each. A 27-bit logical segment address is translated by the memory management system so that it addresses a location in a so-called physical segment. Physical segments contain the data and programs for the CPU. A physical segment is divided into blocks of 2k bytes called pages, and may have any size from 2**11 to 2**27 bytes in units of 2k bytes (1 page). Pages can be moved (swapped) between main memory and secondary storage as the need arises.

All physical segments in the system are described in the Physical Segment Table (PST). The PST always resides in the main memory and it is used by the translation mechanism to find the physical segment. If a physical segment consists of more than one page, an indexing mechanism is used to address the segment. Each physical segment is described by a 16-bit entry in PST.

By following this scheme each process may use up to 256*32 physical segments of program, and an equal number of physical segments of data. The structure and properties of the domains and segments of a process are kept on a special physical segment generated and maintained by supervising mechanisms. This physical segment is called the Process Segment (PS). There is one PS for each process in the CPU. The size of a PS will depend on the number of domains the process can use.

The PS of a process cannot be accessed directly by the process itself. It is used by supervising mechanisms which may be other processes, other domains or the I/O processor. Each domain used by a process has one entry in the PS.

One part of the process segment is called the domain information table. A domain information table contains 32 pointers for data (the data capability table) and 32 pointers for program (the program capability table), one pointer for each logical segment of the domain. The pointers indicate the PST entry describing the physical segment to be addressed by the logical address. Information on legal access modes for each logical segment is also kept in the domain information table, together with the pointers. One PST pointer with the corresponding legal access mode indicators is called a capability. The domain information table also contains the necessary information for the trap and domain call system.

The PS of a process will be referenced frequently when the process

executes. Since the PS is an ordinary physical segment, it will be addressed through the PST entry that describes it. A pointer to the PST entry describing the PS of the executing process is kept in the PS register and is updated when a new process starts execution. The PS register is part of the process description of a process, together with the contents of the register block and some other information.

This scheme for the translation from logical to physical addressing makes it easy for different domains or processes to share data or programs. Sharing is done by having the capabilities in the different domain information tables point to the same PST entry. By doing this, the same physical segment will be addressed.

If the translation mechanism were to perform all the outlined table lookups on each memory access, the result would be unacceptably slow. A speed-up mechanism is therefore introduced. Whenever an access is completed, the number of the referenced page is stored in a cache-like Translation Speedup Buffer (TSB). The physical page number is stored together with the corresponding logical page number, the domain number and a process identification. The next time an access to the same logical page is done by the same domain, the physical page number is found in TSB without any need to perform other lookups. The index in the TSB is found by using a hashing algorithm that takes into account the logical address including the segment number, the domain number and the process identification.

The detailed description that follows is divided into the Memory Management Architecture and its Physical Implementation. The architecture section involves the transformation from logical to physical segment numbers, and includes descriptions of the capability tables and the process segment. The implementation section covers the mechanisms by which physical segments are placed and accessed in main memory. The present architecture is implemented with a paging mechanism, but no inherent property of the architecture prohibits other implementation strategies. ND-500 Reference Manual MEMORY MANAGEMENT SYSTEM





Figure 5. Logical addressing scheme

4.2 <u>Memory management architecture</u>

4.2.1 Address domain

An address has 32 bits, i.e. is in the range 0 to $(2^{**}32)$ -1. Instruction fetches and data references refer to different areas of the memory. If the memory request is an instruction fetch, the address value range is called a program domain. If the memory request is a data reference, the address value range is called a data domain.

A logical address domain is divided into 32 segments. The 5 upper bits of an address are the segment number and the 27 lower bits are the address within the segment.



Logical segment no. Segment relative address

Figure 6. Logical Address

If the program or data domain is not explicitly stated, the domain is understood to be both the program domain and its corresponding data domain.

The division of domains into segments makes different protection and cache setup possible for each segment (see figure 9).

The scheme does not, however, forbid accesses to data structures crossing segment borders as long as the access capabilities are the same for both segments.

4.2.2 Process

The operations of a computation must be carried out in a certain order to ensure a meaningful result. The simplest possible rule is to execute the operations one at a time in strict sequential order. This type of computation is called a process.

Information about a process is kept in the process description. The term process will hereafter mean a sequential computation described by a process description.

An ND-500 process may have up to 256 different logical domains, each comprising an address space of up to 2**32 bytes of program and 2**32 bytes of data.

The domains of a process are hiearchically structured in a tree. The closest domain above a domain D is called the mother domain of D; D is called the child. In figure 7, D and E are both child domains of B; B is their mother. A is the mother of B and C. The hierarchical structure is reflected in the process description.




Figure 7. Hierarchy of Domains

Transfer of control between domains may take place by routine calls (domain calls) or enabled traps. Routine calls may transfer control to any of the domains of the process. The child-to-mother links are followed when a trap occurs in a child domain and no trap handler is defined locally in the child domain.

Parameter transfer between different domains is performed by the alternative address mode. (See section about addressing modes.) When a routine in domain A calls a routine in domain B, domain A is set as alternative domain to B and operands accessed via alternative address mode are accessed in domain A.

More extensive data exchanges and exchanges between arbitrary domains are done by letting the domains have one or more data segments in common.


4.2.3 Process environment

The memory management system needs information about existing processes. This information resides on a physical segment, the Process Segment. This segment is not directly accessible to the process, but is used by microcode routines and by supervising mechanisms, which may be other processes, other domains or the I/O processor. There is one process segment for each process; the number of this segment is held in the Process Segment register (PS). For each domain owned by the process, the process segment contains one domain information table which consists of

- the program capability table
- the data capability table
- domain call information
- trap handling information

4.2.3.1 Process registers

CED	Current Executing Domain						
CAD	Current Alternative Domain						
PS	Process Segment						



Some information about a process is used so frequently by the memory management system that it must be kept in hardware registers while the process is executing. The three registers CED, CAD and PS are part of the process description of the running process, i.e. the registers' contents are saved and loaded when the process is changed.

The Current Executing Domain register holds the current domain number of the currently executing process. When a domain call is performed, or when a trap condition is not <u>own</u> but <u>mother</u> enabled, the domain number of the calling domain is stored in the Current Alternative Domain register. CAD is used with the alternative addressing mode.

4.2.3.2 Capability tables

Each domain has two capability tables, one for instructions and one for data. Each table has 32 elements, one for each segment in the domain. Each element consists of 16 bits, numbered from 0 to 15. Such an element is called a capability, and it specifies the physical segment number and its access rights. A program capability has a layout different from a data capability.

In a program capability, bit 15 indicates whether the segment is in the current domain or not. If the bit is zero, the segment is in the ND-500 Reference Manual MEMORY MANAGEMENT SYSTEM


current domain. A segment not in the current domain, called an indirect segment, has bit 14 set if the physical segment resides in another machine, otherwise it is reset. The capability of an indirect segment contains the logical domain and segment numbers of another segment, and the physical segment number is found in the capability of that segment.

In a data capability, bit 15 indicates write permission. If this bit is reset, the segment is a read-only segment. Bit 14 indicates whether routines in other domains may refer to this segment through the ALT prefix. Violation of the protection set by these two bits causes a protect violation trap. Bit 13 is set if the physical segment is shared between different domains or different processes. If a segment is shared, data will always be read from main memory rather than from cache to ensure that different processes are aware of each other's updating of a data item.


Direct program segments and data segments contain the physical segment number in the lower 13 bits.

Program segment capability:

a) Direct segment



b) Indirect segment



Data segment capability:




Figure 9. Capability Layout

4.2.3.3 Domain information

When performing domain calls and trap handling, some extra table space is needed for each domain. The first part of a domain information is made up of 2 capability tables. The next part has two save areas; one used when performing domain calls, and one used during trap handling. The last part holds the domain characteristics.

All the above constitute one domain information table. This table is followed by an unused area to a total size of 256 bytes.

The "category" column below uses the following abbreviations:

- M set by hardware at domain call
- T set by hardware at trap handling
- 0 set by operating system and read by hardware

The domain information table layout is shown on the next page.

			Relative address		Cate- gory
a.	Program capability table		OB	64	0
b.	Data capability table		100B	64	0
c.	Domain call information Calling domain Alternative of calling domain P of calling domain B of calling domain	P B	200B 201B 203B 207B		M M M M
d.	Trap handling information Trapped domain Alternative of trapped domain Status register save area Inside trap handler flag	ST1 ST2		1 4	T T T T
e.	Domain characteristics Own trap enable Child trap enable Mother trap enable Trap enable modification mask Trap handler address Mother domain Top of stack register Low limit register High limit register Domain status (PiA = bit 0)	OTE1 OTE2 CTE1 CTE2 MTE1 MTE2 TEMM1 TEMM2 THA TOS LL HL	236B 242B 246B 252B 256B 262B 266B 266B 272B	4 4 4 4 4 4 4 4 4 4	O/M O/M O O O O O/M O/M O/M O/M O/M O

Table 6. Domain Information Table

4.2.4 Logical addressing

A logical address consists of the logical segment number and the segment relative address. The memory management system will transform the logical segment number to a physical segment number. The segment relative address is relative to the start of the physical segment.

The logical segment number is used as an index in the capability table. The addressed element in this table gives the physical segment number.

4.2.5 Domain communication

Within the domain hierarchy of the process, program control may change from one domain to another. Data may be accessed in either the called or the calling domain. In this section change of control and communication between different domains are described.

4.2.5.1 Alternative domain


The alternative domain is used when accessing and returning parameters from or to a calling domain. The calling domain is set as the alternative to the called domain by loading its number into the CAD register. This is done by hardware at a domain call. Access to operands in the alternative domain is by the alternative address code prefix, ALT(<operand>). When using the ALT address code prefix, only the final data access goes to the alternative domain; indirect addresses and descriptors are taken from the current domain. (See the chapter on operand specifiers and addressing modes for further explanation.)

The calling domain may protect its data from illegal access from other domains by resetting the parameter access bit of its capability. This is done through monitor calls.

4.2.5.2 Domain calls and monitor calls

From one domain, a routine on any other domain of the process may be called through the CALL and CALLG instructions. This is only possible if an indirect capability to that domain has been set up. This is indicated by bit 15 being set in the capability of the segment. An indirect capability is set up through monitor calls. An indirect segment resides in another domain than the current one. A call to a routine on such a segment implies a change of domain, and is referred to as a domain call.

Domain calls to supervising domain routines performing specific functions are called monitor calls. Service requests to the operating system are implemented as monitor calls.



calling domain

Figure 10. Indirect segment

The new domain and segment number are taken from the capability of the calling segment. The P and B registers, domain number and alternative domain number of the calling domain are saved in the domain information table of the called domain. When a subroutine is called, certain initializations of the local data field are made. (See the CALL, CALLG and ENTM instructions.) The return address and old base register field of the local data field of the new routine are filled with zeroes.

The new domain number is loaded into the Current Executing Domain register and the number of the calling domain is loaded into the Current Alternative Domain register.

The lower 27 bits of the routine address are not interpreted as within the segment an address. Instead they are taken as an index in the start address vector at segment address zero on the new segment. The first word is the length of the vector, which is the number of routines on the segment. If the index is less than this word, the indexed element in the vector contains the address of the routine entry point. Otherwise the call is illegal and causes an instruction sequence error trap condition. The routines on the segment are numbered starting from zero.




Figure 11. Program segment layout

On jumps to another domain, a new stack has to be set up in the called domain. Therefore, the subroutine address must be the address of an ENTM instruction. When an ENTM is entered from another domain, B.PREVB and B.RETA will be cleared. Other entry point types will not properly initialize the stack.

When the new domain is entered, TOS is not saved on top of the old stack. The TOS, THA, LL and HL registers will be saved in the old domain information table and the new contents of these registers are loaded from the new domain information table.

Control reverts to the calling domain when either the return address, the old base register, or both is zero when a return instruction is executed. On return from a domain call, the registers CED, CAD, P and B are loaded from the old domain information table. The registers TOS, THA, LL, HL and TE are loaded from the new domain information table.

Note that return information is not stacked in the domain information table. Calling the same domain twice without return in between, will cause an instruction sequence error trap condition. The memory management system will zeroize the return address and B register value in the domain information table at a domain call return to indicate that a call to the domain may be done. If it is non-zero a domain call is in progress.

A return instruction with 0 in PREVB or RETA will only change domains if there is a domain to return to. If CAD is unequal to CED and nonzero, return is to the domain saved in the domain information table. Otherwise the return will be performed to address 0 in the current domain. This may cause a stack underflow trap condition.

4.2.5.3 Trap handling

When a trap condition occurs, the procedure described in chapter 6 on traps will determine if a trap handler routine is to be called, and in that case which domain has a handler for the offending trap. If the trap is handled by a mother domain, the new domain number is loaded into the CED register. The old CED and CAD are saved in the domain information table of the mother domain. CAD is loaded with CED of the trapping domain.

The status register is saved into the domain information table of the trapped domain, and upon return the non-ignorable and fatal bits and bits 0 to 8 are reloaded.

When the system trap handler returns, the new trap enable register contents are taken from the domain information table of the trapped domain.

Trap handler startup and stack initializations take place in the same way as when invoking a local trap handler. See chapter 6 for further explanation. The new trap enable register contents are taken from the domain information table of the mother domain, except that OTE is cleared by hardware at the ENTT instruction and restored when a RETT is executed.

4.3 Physical implementation

Physical main memory size may be up to 2**41 bytes, divided into 2048byte pages. The page size of 2048=2**11 implies 2**30 pages, or a 30bit page number.

The memory management system has a bit map with two bits per physical page, set if the page is or has been written to. If the page has been written to, it must be copied back to mass storage before it is replaced with another one. The table size is 2*(2**30) bits, and it is accessible to microcode and privileged processes only.

The memory management system maintains a Physical Segment Table Pointer (PSTP) pointing to the start of the Physical Segment Table. This table contains a 4-byte entry for each physical segment, giving the page number of a data page or an index page.

If the Physical Segment Table entry is 0, this means that no mapping exists for the logical address that needs translation. This is a page fault trap condition.




Figure 12. Physical segment table

The access method, directly by physical page number, or indexed once or twice, depends on the size of the segment. Bits 30-31 of an element in the physical segment table hold information about access method.

Direct access restricts the segment size to 2 k bytes. Single indexing allows 512 pages, or 1 megabytes maximum segment size. Larger segments use double indexing, the maximum size of which (2**31 bytes) exceeds the maximum segment size.

Norsk Data ND-05.009.03 EN




Figure 13. Physical segment table entry

The two access bits have the following meaning:

- 0 direct, physical page number is data page
- 1 single indexing, physical page number is the address of an index page
- 2 double indexing
- 3 unused




Figure 14. Index page table entry

An index page entry has a layout similar to a PST entry. Bit 30 is unused. Bit 31 in an index page table entry is unused except on the last indexing level, that is, when the page number part of the entry specifies a data page, when bit 31 is used for data page write protection. The physical address is calculated from the physical segment number and segment relative address as shown in figure 15.




Figure 15. Physical memory

As for pointers in PST, pointers in index tables will have zero value to indicate a page fault.

ND-500 Reference Manual MEMORY MANAGEMENT SYSTEM

The capability table holds the physical segment numbers of all logical segments in a domain. The capabilities are found on the segment specified by the process segment register (PS) of the process. On this segment, the currently executing domain register (CED) selects a 256 byte domain information table which includes the capability tables. The current logical segment number selects an entry in the capability table. This table entry contains the physical segment number of the referenced segment.




Figure 16. Addressing a program capability

4.4 Buffering

Translation from logical to physical address is complicated and requires several memory accesses. To reduce the number of accesses, the most recently used logical page number (the upper 21 address bits), domain number and a part of the process number are saved together with the corresponding physical page number and the permit bits of the corresponding capability. Later references to the same page may then avoid referencing the capability table, the physical segment table and the index pages.

The table used to hold this information is the Translation Speedup Buffer (TSB). The domain and process numbers are also stored. Therefore it is not necessary to clear the buffer when changing domain or process.

When access to memory is performed, the actual process number, domain number and logical page number are compared to the TSB counterparts pointed at by the index. If they are equal, no further table lookup is necessary and the physical page number in the translation speedup buffer is used. If they are not equal, the memory management system will update the TSB once the necessary information has been found.

Further details on the translation speedup buffer are found in the manual ND-5000 Hardware Description (ND-05.020).

5 CACHE MEMORY SYSTEM

The ND-500 CPU and the ND-5000 CPU have different cache memory implementation. Consult the manuals ND-500/2 Hardware Description (ND-05.015) and ND-5000 Hardware Description (ND-05.020) for details.

The speed of the CPU is considerably higher than the speed of primary memory; if several memory accesses are required to complete an instruction, the CPU may be spending most of its time waiting for data to be loaded into registers. To reduce the time spent waiting, the most recently used data are kept in high speed buffer memory, where data are available to the CPU in a fraction of the time required for a main memory access. This buffer is called a cache. For economic reasons the cache is comparatively small, and sophisticated circuitry is employed to determine which data elements should be allotted space in the cache.

When data residing in the cache is updated without updating the corresponding memory location, the cache item is marked 'dirty'. Thus, such items should be dumped when the cache is cleared in order to maintain data consitency.

The effective memory access time as seen from the CPU is a function of several factors: The size and speed of the cache, main memory access time and the average percentage of data accesses where the requested data is available in the cache without further delay ("hit rate").

To prevent instructions and data located at the same cache address from constantly displacing each other when a loop is executed, instructions and data have separate cache systems.

6 THE TRAP SYSTEM

6.1 General

It is an advantage to be able to detect special situations arising during program execution, such as attempts to divide numbers by zero in a program performing many arithmetic divisions. Such checks may be made by software, but will require explicit programming. The CPU performs a number of checks automatically on every arithmetic operation, showing errors that would otherwise go unnoticed. Errors caught this way are said to be <u>trapped</u>. Situations leading to a possible trap are called trap conditions. A trap condition may or may not lead to a trap, depending on whether the trap is enabled. The above case is called a divide by zero trap condition.

Other examples of trap conditions are floating point overflow, illegal index and stack overflow.

For most trap conditions, it is possible to choose whether the trap is to be acted upon (i.e. enabled) or not. If a trap is to be acted upon, a trap handler routine will be entered.

Trap conditions are divided into three categories depending on the way they are treated by hardware.

- Ignorable trap conditions
- Non-ignorable trap conditions
- Fatal trap conditions

Ignorable trap conditions do not require any handling; they may be disabled and will have no effect on program execution. Non-ignorable trap conditions require some kind of handling. If the current domain does not have a handler for it, the trap is propagated to the mother domain. After handling, program execution may continue.

Fatal trap conditions make it impossible to continue execution of the process. The CPU will report to the I/0 processor, which will take appropriate action depending on the kind of trap.

The CPU status register has one bit for each possible trap condition. When a trap condition occurs, this bit is set. The same bit is reset when a trap handler routine is invoked.

Status bits representing non-ignorable and fatal trap conditions will always yield a zero result (bit reset) if explicitly tested. It is not meaningful to perform a conditional jump on these bits, as the condition is always false.

6.2 Trap handler routines

Most traps may be handled by a routine in the CPU. Every domain can have its own routines for the trap conditions allowed by its mother domain. If it does not take care of the trap itself, control may be transferred to the mother domain.

The mother may handle the situation, or hand it over to her mother. At the top of the domain tree is the operating system, and the I/O processor is the "great grandmother" of all domains, ensuring there will always be at least one domain responsible for taking care of a trap propagated from lower levels. For example, a trap condition encountered during the running of a user program may be handled in the user domain, in one of the mother domains between the user domain and the root of the tree, in the operating system domain, or in the I/O processor.

After a trap situation has been taken care of, control will normally return to the instruction following that which caused the trap; for some trap conditions, the trapped instruction will be repeated or resumed. Note that the calling sequence prior to the trap situation may be totally unrelated to the mother/child links.


6.3 Searching for a trap handler

Three registers in the CPU are used for trap enabling: The Own Trap Enable (OTE), the Mother Trap Enable (MTE) and the Child Trap Enable (CTE) registers. Each domain has its own copy of these registers.

If a bit in OTE is set, the domain has a trap handler routine for the corresponding trap conditions occurring within the domain, and this routine will be called when a trap occurs. If the MTE bit is set, the mother (or grandmother etc.) domain of the trapping domain has a trap handler routine for this trap condition. If the corresponding bit in OTE is reset, this routine will be called.

A bit set in the CTE indicates that this domain has a trap handler routine to be used when the corresponding trap condition occurs in child domains, unless taken care of locally within the child domain.

MTE is not program modifiable. The system sets a bit in a domain's MTE if any of the mother domains in the tree structure have the corresponding bit set in their CTE register.



Trap in C : OTE reset,MTE set=> trap propagated to M in M : CTE reset => trap propagated further in G : CTE set => trap handled in G

Figure 17. Trap propagation

The I/O processor will always be the mother of the upper domain. Trap conditions are always enabled in the I/O processor. Non-ignorable trap conditions may be enabled in the CPU and handled by some program in the CPU. If they are not, they will be reported to the I/O processor. Fatal trap conditions are always reported directly to the I/O processor.

When a domain is created, it is given a Trap Enable Modification Mask (TEMM) from its mother. This mask specifies which bits in OTE the domain is allowed to change by either setting or resetting it. An attempt to change a bit in OTE, that is to reset in TEMM, will be ignored, while a change in an OTE bit that is set in the TEMM will have the desired effect.




Figure 18. Treatment of non-fatal trap conditions

6.4 Trap handler data field

The Trap Handler Address register, THA, points to the base of an array in data memory, containing the start addresses of the trap handler routines in program memory. The Nth element of this array must hold the start address of the routine to handle the Nth trap condition. The area after the start address vector is used as a local data field for the invoked trap handler routine. This data field is filled by the ENTT instruction (see section 13.10).




Figure 19. Trap handler start address and local data field

When a trap handler is invoked, trapping P (the address of the instruction that caused the trap condition), the register block, and information about the trap are saved in the local data area of the trap handler.

The P register saved in B.ARG2 holds the address of the instruction to be executed when the trap condition has been taken care of. Trapping P and the saved P register will be equal if the trap is handled <u>before</u> the instruction is executed. The instruction causing the trap will then be re-executed. If the trap is handled <u>after</u> the instruction is executed, the saved P register will point to the next instruction. The trap handler data area is not re-entrant, due to the fixed location. As long as a trap is being handled, another trap condition should not arise in the same domain. The Own Trap Enable register (OTE) is therefore cleared, forcing propagation to the mother domain of any trap condition occurring during trap handler execution. The OTE register is reloaded from the domain information table on return from the trap handler.

A mother domain which itself is inside a trap handler will not be entered to handle a trap for one of its child domains. A trap in that case not handled locally in the child domain will be propagated to its grandmother.

When a trap handler is invoked, the status register (ST) is saved in the domain information table of the domain where the trap occurred. The layout and use of this table is described in more detail in the Memory Management section. If the trap condition is not handled by a local trap handler routine, an identification of the domain where the trap condition occurred is also saved in this table. Before the trap handler is entered, the status bit causing the trap is cleared.

Status register bits representing ignorable trap conditions may be modified during running of the trap handler routine. Status bits representing non-ignorable and fatal trap conditions may not be modified. Setting a trap bit will cause a new trap immediately on return to the trapped routine. If several trap bits are set, several trap handlers will be called in sequence according to their bit numbers in the status register (highest numbered ones first).

Modification of status bits is done by changing the status word in the saved register block. Upon trap handler return, this status word is "merged" with the saved status word in the domain information table and loaded into the status register. Unmodifiable status bits will contain their original values when the process continues.

If several traps to be handled before or during instruction execution occur together, only the highest numbered one is handled. All other enabled traps that are of the type before and during, are cleared on trap handler return, before the instruction is re-executed. The reexecution may cause these traps again, and they will be handled normally. A trap handled after instruction execution will cause all enabled before traps and all enabled during traps to be cleared when the status register is loaded. Traps not enabled will be not be cleared in either case.

6.5 The status register

There are 64 bits in the status register. 40 of these bits are currently defined. The status bits are grouped as follows:

Data status bits

Tracing status bits

Instruction and operand reference status bits

Signalling, synchronization and miscellaneous status bits

System error status bits

6.5.1 Data status bits

Code	Name	Bit no.
Z	zero	5
С	carry	6
S	sign	7
0	overflow	9
IVO	invalid operation	11
DZ	divide by zero	12
FU	floating underflow	13
FO	floating overflow	14
BO	BCD overflow	15

The data status bits hold information about the operand or result of the last executed operation on data. The majority of control and special instructions, including conditional jump instructions, leave the data status bits unaffected.

In the description of the instruction set, the effect on the data status bits are listed with every instruction. Bits that are set, reset or left unaffected are mentioned explicitly. All data status bits not mentioned are reset.

The Z, C, and S status bits have no corresponding trap conditions. They are only used for conditional jumps. All other data status bits are ignorable trap conditions. If trapping is not enabled, these bits may be tested with conditional jump instructions.

- Z: The Zero bit is set if the operand/result of the last instruction was exactly zero. Otherwise it is cleared. Floating underflow is an exception; then the Z-bit in all cases, except in the POLY and IXI instructions.
- S: The Sign bit of the status register holds the sign bit of the last operand/result.

- C: The Carry bit may be set only when performing integer arithmetic; otherwise it is cleared. The C bit is set if a carry out of or borrowing into the most significant bit occurs. The contents of the carry bit are also used by the ADDC, SUBC and INVC instructions.
- 0 : Integer Overflow may be set only when performing integer arithmetic; otherwise it is cleared. The O bit is set if the result of the operation is too large to be represented in the destination or register. It will occur in an integer addition when the sign bits of the two addends are equal, and the sign bit of the result is different from those of the addends. Note that subtraction is an addition of the two's complement of the subtrahend. In multiplication, integer overflow occurs when the destination is not large enough to hold the product. In case of overflow, the S and Z bits are set according to the actual result of the operation, rather than to the theoretical value. The least significant 32 bits of the extended result will be stored in the destination operand.
- IVO : InValid Operation. One example of this is executing a square root instruction with a negative argument. It will cause an invalid operation trap condition.
- DZ : Divide by Zero trap. A division with zero will leave the largest possible value in the destination with the sign of the dividend, unless the dividend is also zero. Zero divided by zero gives a result of zero.
- FU: Floating Underflow will occur if a negative exponent requires more than 9 bits to be represented. A value of zero will be stored in the destination, with the sign of the result as it would appear when calculated in unlimited format. An underflow trap in a long instruction, like POLY, will occur at the completion of instruction execution, even if the underflow occurred at an intermediate step.
- FO : Floating Overflow will occur in floating arithmetic if the result of an operation is too large to be represented in the floating point format, i.e. a signed exponent requiring more than 9 bits. The largest possible floating point value will be stored in the destination, with the sign of the result as it would appear when calculated in unlimited format. An overflow trap in a long instruction, like POLY, will occur at the completion of instruction execution, even if the overflow occurred at an intermediate step.
- BO : BCD Overflow. The destination field in a packed decimal instruction was not wide enough to hold the result of an operation. (BCD arithmetic is a hardware option.)

6.5.2 Tracing status bits

Code	Name	Bit no.
SIT	single instruction trap	17
BT	branch trap	18
CT	call trap	19
BPT	breakpoint instruction trap	20

All the tracing status bits are ignorable trap conditions. They are valuable tools for debugging programs and performance evaluation.

- SIT : Single Instruction Trap. This trap condition is caused when the execution of an instruction has terminated. With this trap condition, it is possible to step through a program one instruction at a time.
- BT : Branch Trap condition occurs when the next instruction to be executed is other than the one immediately following the last executed instruction; e.g. after a GO, JUMPG, RET, LOOP or conditional jump instruction. The trap condition does not occur if the test in the conditional jump is false and no jump is made.
- CT : Call Trap condition occurs immediately after execution of a call subroutine instruction.
- BPT : BreakPoint instruction Trap condition occurs when a breakpoint instruction (BP) is executed. If BPT is not enabled, a BP instruction will cause an IIC trap condition.

If several enabled trace trap conditions occur, the CPU handles the one with the highest priority first. Trace traps are listed from high to low priority in the following order:

> Break Point Trap Call Trap Branch Trap Single Instruction Trap

The tracing status bits are always reset when execution of the next instruction starts, even if they are not trap enabled. This means these bits are used for trapping purposes only, since they will always yield a zero result if explicitly tested.

Code	Name	Bit no.
IOV	illegal operand value	16
ATF	address trap fetch	21
ATR	address trap read	22
ATW	address trap write	23
AZ	address zero access	24
DR	descriptor range	25
IX	illegal index	26
STO	stack overflow	27
STU	stack underflow	28
XSE	index scaling error	32
IIC	illegal instruction code	33
IOS	illegal operand specifier	34
ISE	instruction sequence error	35
PV	protect violation	36
THM	trap handler missing	37
PGF	page fault	38

6.5.3 Instruction and operand reference status bits

These status bits are all trap conditions. Most are ignorable, but XSE, IIC, IOS, ISE and PV are considered so serious that they are defined as non-ignorable. THM and PGF are defined as fatal. All trap conditions result from the decoding and accessing of instructions and operands.

Non-ignorable and fatal trap condition status bits are always zero when tested from a program, consequently they can be used only for trapping purposes. Ignorable trap condition status bits may be used either for trapping purposes or for explicit program testing (conditional jumps).

6.5.3.1 Ignorable trap conditions

IOV : Illegal Operand Value. Operand values exceeding the legal range, e.g. in the bit field and call subroutine instructions, may cause an Illegal Operand Value trap condition. This status bit is set/reset in all instructions where a limit is given for the operand values.

On the IOV trap condition the destination field is not changed.

If the IOV trap condition is ignored the instruction will be terminated (act as a NOOP instruction).

ND-500 Reference Manual THE TRAP SYSTEM

The CPU has Low Limit (LL) and High Limit (HL) 32-bit registers for protecting program and data. These two registers are compared to the logical program and data address for each memory reference. If the actual logical address referenced is unsigned greater than the LL register and less than or equal to the HL register, a trap condition occurs whose type is determined by the current memory reference. (Memory reference type may be fetch, read, or write access.)

The memory is accessed in 1,2,3, or 4-byte units starting on any byte address. It is the starting address of the access that is checked against LL and HL. Bytes inside the area defined for address trapping by the LL and HL registers will therefore be accessed without causing a trap condition if: 1. the access starts at LL-1 and is 2,3, or 4 bytes long, 2. the access starts at LL-2 and is 3 or 4 bytes long, or 3. the access starts at LL-3 and is 4 bytes long.

These registers are used during program development and debugging for tracing access to a specific location/data block or execution of a routine or instruction sequence. The LL and HL registers are properties of the domain. If a routine call causes transfer to another domain the local LL and HL values will be in effect for the duration of the call.

If enabled, program tracing takes precedence over data tracing; if both ATF and ATR/ATW traps are enabled ATF will be trapped, and ATR/ATW trap conditions are ignored. If ATF is enabled, ATR and ATW bits in the status register are cleared when memory is accessed, even if data accesses are within the guarded area. If ATF is disabled, ATR and ATW bits are set in the status register and may cause a trap if ATR or ATW is enabled.

If LL=HL no traps will occur. If HL<LL access from 0 to HL or greater than LL will be trapped; access to addresses from HL+1 to LL will not be trapped. In a multi-operand instruction, any of the operands may cause a trap. The specified address determines its legality; a multibyte operand value (halfword, word, float, doublefloat or descriptor) may extend into the protected area without being trapped.

The trap conditions are handled <u>after</u> instruction execution; data are loaded or stored before the trap handler is invoked.

- ATF : A program reference within the memory area guarded by the LL and HL registers will cause an Address Trap Fetch condition. The ATF status bit is set/reset at the end of each instruction.
- ATR : If the current memory reference is a read reference to the data area guarded by the LL and HL registers, an Address Trap Read trap condition will arise. The ATR bit is set/reset at the end of each instruction with data memory reference.

- ATW : If the current memory reference is a write reference to the area guarded by the LL and HL registers, it will cause an Address Trap Write trap condition. The ATW bit is set/reset at the end of each instruction with data memory reference. The store is performed.
- AZ : An address equal to zero will cause an Address Zero trap condition. INIT will set B.PREVB to zero, causing an AZ trap condition if attempts are made to link to a data block below the bottom of the stack. A jump to address zero will also cause an AZ trap condition. The AZ bit is set/reset for each instruction with memory access.
- DR : Addressing via a descriptor may cause a Descriptor Range trap condition. This occurs if the contents of the index register is negative or greater than or equal to the maximum number of elements (length) described by the descriptor length word. A Descriptor Range trap condition will also occur if an empty string (length zero) is used in a string or BCD (packed decimal) instruction.

The DR bit is set/reset at the end of all string instructions or instructions with descriptor addressing (see section 8.15) with memory access. The index register is incremented even if a trap condition occurs.

- IX : The LIND and CIND instructions allow loading and calculating an array index and check that it does not exceed the array dimensions. If it does, it causes an Illegal indeX trap condition. The IX bit is set/reset by the LIND and CIND instructions.
- STO : When the contents of a new stack pointer (B.SP) in a stack subroutine call are greater than or equal to the contents of the TOS (top of stack register), a STack Overflow trap condition occurs. Stack overflow may also occur on execution of the GETB or ENTB instructions if there are no free data blocks of the requested size or larger. INIT and ENTM cause stack overflow if main program stack demand is greater than system stack demand. The STO status bit is set/reset for each ENTS, ENTSN, ENTB, INIT, ENTM and GETB instruction.
- STU : Performing a subroutine return instruction with RETA, PREVB or both equal to zero leads to a STack Underflow trap condition if there is no alternative domain (CAD zero or equal to CED) This status bit is set/reset at each return from a stack subroutine. This trap condition is also used to return control to the operating system when a program terminates (unless it is taken care of locally within the domain where the trap occurred).

6.5.3.2 Non-ignorable trap conditions

- XSE : Index Scaling Error. The index exceeds 32 bits after post-index scaling.
- IIC : Illegal Instruction Code. Undefined code, privileged instruction with the PIA status bit reset or execution of a BP instruction with the BPT trap disabled.
- IOS: Illegal Operand Specifier. Constant operands as destination, ALT prefix on routine argument, type conflict between instruction and operands or non-constant number of arguments to call and polynomial instructions. Also, some special instructions (TSET, RDUS) does not allow register or constant operands.
- ISE : Instruction Sequence Error. Illegal subroutine entry point, illegal domain call nesting or execution of an entry point instruction without comming directly from a subroutine call instruction.
- PV : Protect Violation. This trap occurs when the segment access code in the capability table (see section 4.2.3) is violated.

6.5.3.3 Fatal trap conditions

- THM : Trap Handler Missing. The location pointed to by the trap handler vector does not contain an ENTT instruction, or the ENTT operands contain values causing non-ignorable traps.
- PGF : PaGe Fault. This trap may be caused by all instructions, and is a signal to the I/O processor that another page has to be swapped in from backing storage. If a page fault arises with the process switch disabled, it will cause a disable process switch error trap. Page fault is also caused if a memory management table lookup gives zero as result.

Code	Name B	it no.
К	flag	8
PRT	programmed trap	29
PIA	privileged instructions allowed	1
PD	part done	2
IR	instruction reference	3
PSD	process switch disabled	4
DT	disable process switch timeout	30
DE	disable process switch error	31

6.5.4 Signalling, synchronization and miscellaneous status bits

- K : Flag. The flag bit is used for signalling purposes. There are special instructions for setting, resetting and testing this condition. The K flag is also used by instructions using descriptor addressing (see section 8.15) to indicate that the last element in the array is accessed, in the LIND and CIND instructions an illegal index, to indicate and in string instructions to indicate termination conditions. CIND, LIND and string instructions will always leave a status in K regardless of its previous value, while descriptor addressing may set but never clear the K flag.
- PRT : PRogrammed Trap. A process in the CPU may interrupt another process by setting the second process' programmed trap status bit, which acts as a trap condition for this purpose. If the PRT trap is enabled, the trapped process will immediately be interrupted and its trap handler invoked. If the process is not in the active state, as soon as it becomes active the trap will occur. If the process switch is disabled in the machine where the trapped process resides, the trap will occur as soon as the process switch is enabled.

The PRT bit is set through monitor calls. A process may trap itself by setting the PRT bit in the status register.

- PIA : Privileged Instructions Allowed. Privileged instructions can only be executed when this bit is set; other attempts to execute privileged instructions will cause an illegal instruction code trap condition. This bit may not be changed by instructions. It is defined in the domain information table.
- PD : Part Done. This bit is used by the microprogram in long interruptable instructions to indicate if the instruction is to be restarted, e.g. after page fault in string instructions.
- IR : Instruction Reference. This is used by the paging system microprogram to indicate if there was a page fault on an instruction or on a data reference.

ND-500 Reference Manual THE TRAP SYSTEM

The CPU has protection against bad synchronization procedures. Synchronization procedures can execute with the process switch disable status bit set. If this bit is set for more than 256 microcycles (including the 2 spent in the SOLO instruction), a process switch timeout trap condition occurs. Most simple instructions, like load, store, and simple arithmetic, execute in one microcycle per operand specifier. When executing with the process switch disable set, nonignorable traps (such as page fault) that require process switching must not occur. If they do occur, they cause a disable process switch error trap condition.

Ignorable trap conditions are ignored in SOLO-TUTTI sequences regardless of enabling of these traps.

- PSD : Process Switch Disabled. The process switch disable bit is only modifiable by the SOLO and TUTTI instructions.
- DT : Disable process switch Timeout. Timeout occurs if the process switch has been diabled for more than 256 microcycles.
- DE : Disable process switch Error. Occurs if a non-ignorable process switch (such as Page Fault) occurs while the process switch is disabled.

6.5.5 System error status bits

Code	Name	Bit no.
PWF	power failure	39

The system error status bits are all fatal CPU traps. On detection, they are reported directly to the I/O processor.

PWF : Power failure.

6.5.6 Addressing traps

In the instruction descriptions, the term addressing traps is used as a common name for all traps that may occur during operand fetching or instruction addressing. Most instructions may cause these traps, which include:

Address	Trap Fetch	Descriptor Range trap
Address	Trap Read	Illegal indeX
Address	Trap Write	IndeX Scaling Error
Address	Zero trap	Illegal Operand Specifier
Protect	Violation	

6.5.7 Status bits survey

The first column indicates the trap type using the following abbreviations:

- S status bit, no corresponding trap condition
- I ignorable trap
- N non ignorable trap, i.e., the sequential execution of the program is interrupted and control is passed to a trap handler
- F fatal CPU error, i.e., another processor in the system must solve the trap condition

A special case exsists for the 'trap handler missing' trap. This trap is nonignorable if a trap handler for this exception exists somewhere in the hierarchy of domains running in this processor. The condition is fatal if no such handler exists.

The second column indicates whether the status bit is modifiable by software.

The third column indicates whether the trap is handled before, during, or after the current executing instruction:

- Before : The instruction has not stored any results before the trap occurs. If the execution of the program may be resumed after handling the trap, the instruction will have to be executed once more. The P register and the Trapping P location in the trap handler local data area are of equal value.
- During : This is the same as "Before" except for some instructions partially executed before the trap occurs and which may continue after being restarted. (String, block move and fill, call, enter, and return instructions) Instructions with one destination operand will not have stored a result, but destinations in multiple destination operand instructions have unpredictable values. If the instruction is to be restarted, the trap handler <u>should not modify</u> the saved register block.
- After : The instruction causing the trap is completed and results stored before the trap occurs. If the execution of the program is resumed after the trap the next instruction is executed. The P register contains the address of the next instruction; the Trapping P location in the trap handler local data area contains the address of the instruction causing the trap.

Trap ha	ndled before(B), during(D), or a		<u></u>]
		able(M) ap type	1		
Bit no.	Name	Code	Ţ	Ţ	Ţ
0	not used				
1	privileged instruction allowed	PIA	S		
2	part done	PD	S		
3 4	instruction reference process switch disable	IR PSD	S S		
5	zero	Z	S	м	
5 6	carry	C	S	M	
7	sign	S	S	М	
8	flag	К	S	М	
9	overflow	0	Ι	М	Α
10	not used	T U0	Ŧ	v	٨
11 12	invalid operation	IVO DZ	I I	M	A A
12	divide by zero floating underflow	DZ FU	I	M M	A
14	floating overflow	FO	I	M	A
15	BCD overflow	BO	I	M	A
16	illegal operand value	IOV	I	М	А
17	single instruction trap	SIT	I	М	Α
18	branch trap	BT	I	M	A
19	call trap	CT	I	M	A
20 21	breakpoint instruction trap address trap fetch	BPT ATF	I I	M M	B A
21	address trap read	ATR	I	M	A
23	address trap write	ATW	I	M	A
24	address zero access	AZ	I	М	А
25	descriptor range	DR	I	М	D
26	illegal index	IX	I	Μ	Α
27	stack overflow	ST0	I	M	D
28	stack underflow	STU	I	M	D
29	programmed trap	PRT	I	М	B
30 31	disable process switch timeout disable process switch error	DT DE	N N		A A
32	index scaling error	XSE	N		D
33	illegal instruction code	IIC	N		D
34	illegal operand specifier	IOS	N		D
35	instruction sequence error	ISE	N		D
36	protect violation	PV	N		D
37	trap handler missing page fault	THM PGF	F F		B D
38 39	page fault power fail	PGF	г F		A
57	POROT TOTT	- ***	-		

7 DATA TYPES

7.1 Introduction

Programs and data are always stored in separate logical address spaces, referred to as the program memory and the data memory. Instructions are always stored in the program memory and operands usually in the data memory. Because the program memory functions as a read-only memory during program execution, instructions are protected from alteration.

Most instructions perform operations on operands. There are three categories of operands:

- Register operands
- Variable operands residing in data memory
- Constants residing in program memory, as a part of the instruction using them

7.2 Data types

The ND-500 instruction set handles several basic data types: Bit, byte, halfword, word, float, doublefloat and packed decimal (BCD), abbreviated as BI, BY, H, W, F, D and P respectively. (Packed decimal is a hardware option.) Operations may also be performed on bit fields of varying lengths. In addition there are instructions allowing operations on arrays of BI, BY, H, W, F and D data. A large number of string instructions allow easy manipulation of character strings (byte arrays).

7.2.1 <u>Bit</u>


As the ND-500 is byte addressable, a bit is specified by its byte address. The specified bit is the rightmost bit (bit 0, the least significant bit) in the addressed byte. By post-indexing or special instructions, it is possible to address bits other than bit zero.

An operand of type bit is a single bit, which is always treated as unsigned. The GETBF (get bit field) and PUTBF (put bit field) instructions operate on variable length (1 to 32 bits) bit fields. Note that these instructions treat the bit fields as signed quantities, even if they are only one bit long. 7.2.2 <u>Byte</u>



A byte is 8 contiguous bits starting at any byte boundary. The bits are numbered from the right, 0 to 7. Bit 0 is the least significant. A byte may be interpreted either as a signed or as an unsigned integer. Signed byte values are in the range -128 to +127, represented in two's complement form. Unsigned byte values are in the range 0 to 255. Unsigned values may be interpreted as characters in any 8 bit (or less) character set, and instructions are available to set, check or clear the parity bit (bit 7) of a byte.

7.2.3 Halfword




A halfword is 2 contiguous bytes, 16 bits, starting at any byte boundary. The bits are numbered from the right, 0 to 15. Bit 0 is the least significant. Like a byte, a halfword may be interpreted either as a signed or unsigned integer, in the range

-32768 (-(2**15)) to +32767 ((2**15)-1) in two's complement form, or

0 to 65535 ((2**16)-1) respectively.

7.2.4 <u>Word</u>



A word is 32 bits, or 4 contiguous bytes, starting at any byte boundary. It may be used as an unsigned integer in the range

0 to 4294967295 ((2**32)-1),

or as a two's complement integer in the range

-2147483648 (-(2**31)) to +2147483647 ((2**31)-1).

7.2.5 Single precision floating point

31	30	22	21	0

sign : exponent : mantissa

A single-precision floating point number is represented by a mantissa of 22+1 bits, a binary exponent of 9 bits with a bias of 256 and a sign bit. The range is $+/-8.6*(10^{**}(-78))$ to $+/-5.8*(10^{**}76)$ and exactly 0, with an accuracy of approximately 7 decimal digits. An operand with exponent = 0 is treated as exactly zero, with no respect to the sign nor the mantissa. Minus zero (all but bit 31 zero) will only be returned from an operation generating floating underflow.

The smallest ΔX to be added to 1.0 is 1.192093180*10**-6.

7.2.6 Double precision floating point

63	62	54	53	0	
			·		

sign : exponent : mantissa

A double-precision floating point number is represented by a mantissa of 54+1 bits, a binary exponent of 9 bits with a bias of 256 and a sign bit. The range is $+/-8.6*(10^{**}(-78))$ to $+/-5.8*(10^{**}76)$ and exactly 0, with an accuracy of approximately 16 digits. An operand with exponent = 0 is treated as exactly zero, with no respect to the sign nor the mantissa. Minus zero (all but bit 63 zero) will only be returned from an operation generating floating underflow.

The smallest ΔX to be added to 1.0 is 2.775557562*10**-17.

Floating point numbers are always normalized, - i.e. the most significant bit in the mantissa is always one. It is therefore unneccessary to represent this bit explicitly. For single and double floating point numbers there is always one hidden bit in the mantissa, called the implicit bit. This is always assumed to be one, unless all bits in the exponent are zero. It is used in the arithmetic and removed from the result, thereby giving one more bit of precision. This is the reason why the length of the mantissa is expressed in terms of "+1".

The value of a floating point number is

S * 2**e * M	if e >< - 256	
0	if e = -256	(exponent bits all zero)

where S is the sign, with the value -1 if the sign bit is set and 1 if the sign bit is reset. e is the value of the 9-bit exponent (taken as an unsigned number) minus 256. Thus the range of e is $-255 \leq = < 255$. M is the mantissa interpreted as a binary fraction with the decimal point to the left of the implicit bit, giving a range of M of $0.5 \leq = M \leq 1$.

Examples:


v

-1.0	=	1	100000001	000000000000000000000000000000000000000	=	-1*2**(257-256)*0.5
12.75	=	0	100000010	100110000000000000000000000000000000000	=	1*2**(260-256)*0.796875
0.5	=	0	10000001	000000000000000000000000000000000000000	=	1*2**(257-256)*0.5
0.375	=	0	011111111	100000000000000000000000000000000000000	=	1*2**(255-256)*0.75
- 5.0	=	1	100000011	010000000000000000000000000000000000000	=	- 1*2**(259-256)*0.625
0.0	=	0	000000000	000000000000000000000000000000000000000		(special case)

7.2.7 Floating point rounding

After a floating point operation, the result is normalized and the full mantissa is checked for rounding. Rounding up is done by adding one to the least significant bit of the mantissa. Rounding down is done by ignoring bits beyond the least significant bit. The bits affecting the rounding are labelled as follows:

- L least significant bit of that part of the full mantissa which goes into a float or double float mantissa
- G the bit immediately to the right of L
- St the result of an OR operation of all bits to the right of G



if G=1 and (St=1 or L=1) then
 add one to the least significant bit of mantissa
endif

Figure 20. Floating point rounding

The effective result is equivalent to rounding up when the last decimal digit is larger than 5, rounding down if it is less than 5. If the last decimal digit is equal to 5, the rounding up or down is determined by the L bit, causing round off errors to take both positive and negative values in order to partially self-compensate in long computations.

7.2.8 Descriptor

A descriptor is used for addressing arrays and strings (byte arrays) through the DESC prefix. The descriptor consists of 8 bytes, the first four containing the length of the array, the last four containing the address of element number zero.

Figure 21. A descriptor

The hardware will compare the first half of the descriptor against the value of the index register used. Illegal indexing will be trapped as a Descriptor Range error (DR). Indexing is assumed to range from zero upwards; thus index values below zero, or larger or equal to the number of elements, are illegal.

7.3 Data formats in main memory

Data are stored in memory in various ways depending on their type. The basic unit in the ND-500 memory is a byte. In data types which consist of more than one byte, the bytes are numbered left to right. The bits in a single element of a data type are numbered right to left. The leftmost bit is the most significant bit.

Note that post-indexing always counts the elements from the left, even if the data type is bit.

byte0 byte1	byte2	byte3
-------------	-------	-------

When addressing with byte, halfword, or word displacement part, the calculated address is the address of the leftmost (lowest numbered or most significant) byte. Addressing with short address codes is either B or R relative and has word as the displacement unit. The memory must then be looked on as if the basic unit is a word, and the data object must be located on a word boundary. The calculated address is the leftmost byte of the word. When addressing with short word displacement, the byte displacement is 4 * word displacement. (This is taken care of by the assembler and will be of little concern to the programmer.)

An array is addressed by its zeroth element, a multi-dimensional array by the element having all indexes zero. This may be a "virtual" element, in case the range of valid index values does not include zero, or the array may actually start at a lower address if negative indexes are allowed. Most multi-operand instructions require operands to be of the same type. The operands will be addressed as such, which may cause unexpected results. If, for example, a byte is addressed as a word, the intended byte and the following three bytes in memory will be used as if they were a word sized data item.

BIT: The rightmost bit of a byte, specified by the byte address.

BYTE: 8 contiguous bits, starting at any byte boundary.

- HALFWORD: 16 contiguous bits (2 bytes), starting at any byte boundary and addressed by the leftmost byte.
- WORD: 32 contiguous bits (4 bytes), starting at any byte boundary and addressed by the leftmost byte.
- FLOAT: 32 contiguous bits (4 bytes), starting at any byte boundary and addressed by the leftmost byte.
- DOUBLE FLOAT: 64 contiguous bits (8 bytes), starting at any byte boundary and addressed by the leftmost byte.
- DESCRIPTOR: 64 contiguous bits (8 bytes), starting at any byte boundary and addressed by the leftmost byte.

Figure 22. Data formats in main memory

7.4 Data in registers

Data may be loaded to the registers in the ND-500 CPU register block. Integer data types, i.e. BI, BY, H and W data, may be loaded to the four Integer registers (In, n=1,2,3,4). Floating point data types, i.e. F and D data, may be loaded to the four floating point Accumulators (An, n=1,2,3,4). The floating point accumulators may be extended with the Extension registers (En, n=1,2,3,4) for doubleprecision floating point data. Data is loaded to the registers as shown in the figure below.

The In accumulators are named BIn, BYn, Hn and Wn when used for BIt, BYte, Halfword, or Word operations. (n=1,2,3,4)

The An accumulators are named Fn when used as single-precision registers. The (An,En) double registers are named Dn when used as double-precision floating point registers.

A common name for BIn, BYn, Hn, Wn, Fn and Dn is Rn. Rn may be used when referencing a register where the type is determined by the context.

3	1 ()
	I1	
	12	
	13	
	14	

Α3

Α4

Integer accumulators or Index registers

31	0	31 0
	A1	E1
	A2	E2

E3

E4

Floating point	accumulators
and Extension	registers
A=E= 32 bits	D= 64 bits

Figure 23. Arithmetic registers




Figure 24. Data in registers

When using the integer registers for BIt, BYte and Halfword, the unused upper part of the register is always zero-filled rather than sign-extended when data is loaded to the register.

When single float data are loaded to one of the Fn registers, i.e. An, the corresponding En register remains unchanged.

8 OPERAND SPECIFIERS AND ADDRESSING

8.1 Introduction

An instruction consists of an instruction code and zero or more operand specifiers. The general instruction format is shown in the figure below:

		·····		
Instruction Code	Operand Specifier	Operand Specifier	Operand Specifier	 _

1 or 2 bytes Zero or more operand specifiers, each 1 to 9 bytes

Figure 25. Instruction format

The instruction code specifies the operation to be performed and the operand data types. The operand specifier names the data to be worked on. This chapter describes the different formats of the operand specifier. The next chapter gives details of the instruction code.

In many ND-500 instructions one of the general registers or one of the floating-point registers is used as the argument or result. The two lower bits of the instruction code then specify the register number, which is a floating-point or double-precision floating-point register (Fn or Dn) when the data type is floating or double floating, and a general register (Rn) when the data type is integer.

8.2 General and direct operands

An operand specifier designates the data for an instruction to work on. If an instruction requires several operands, a corresponding number of operand specifiers follow the instruction code.

prefix(es)	address code	data part
------------	--------------	-----------

Figure	26.	Operand	specifier	format
--------	-----	---------	-----------	--------

The length of an operand specifier may be one to nine bytes.


Operand specifiers are divided into general operand specifiers and direct operand specifiers. The interpretation of a general operand is determined by an address code, data part and optional prefix(es). The interpretation of a direct operand depends on the instruction; the operand may only have a data part, no prefix or address code.


The instruction determines whether a general or a direct operand should be used. Instructions using direct operands are mentioned in 8.4; all others use general operands. Direct operands are used most places where the operand value has to be a constant of a specific type, and the operand value can be determined unambiguously as the contents of the following bytes.

The notational conventions used in this manual to indicate general and direct operands are explained in Appendix C. Operand names are chosen to give more information about the specific operand in use, e.g. <source>.


The following table describes the structure of operand specifiers in relation to general and direct operands. The blank part of the table indicates that there are no prefixes or addressing codes for direct operands and no prefixes for constant and register general operands. All general operands must have an address code.

	prefix	address code	data part
General operands:			
1) Constant			constant
2) Register			
3) Data memory			absolute address or displacement
Direct operands:			
 Absolute address (program/data memory) 			absolute address
2) Displacement (program relative)			displacement
	1 or 2 bytes	2 bits or 1 byte	6 bits, 1,2,4 or 8 bytes





Instruction code 1 or 2 bytes	Operand 1-9 byt	l specifier ces	If multiple operand specifier	
Prefixes 0-2 bytes		Address code & 1-9 bytes	data part	
		<u>Varies from:</u> Address code 2 bits	data part 6 bits	
		<u>to:</u>		
		Address code 1 byte	data part 0-8 bytes	



8.2.1 General operands

A general operand consists of the address code, the data part and possibly a prefix.

THE ADDRESS CODE

The address code is either 2 bits or 1 byte long. It indicates both the address <u>mode</u>, of which there are 10 types, and the <u>length</u> of the data part, of which there are 6. Combinations of address <u>modes</u> and data part lengths give 28 different address codes.

The data part length specifiers (in the ND-500 assembler notation), names and sizes are as follows (Note that :W and :F are different assembly notations for the same operand specifier format):

:S	-	short	6	bits
: B	-	byte	1	byte
:H	-	halfword	2	bytes
:W	-	word	4	bytes
:F	-	floating	- 4	bytes
:D	-	double float	8	bytes

The table below shows the 10 address modes and the 6 data part length specifiers. Legal combinations are marked with •. Post-index is abbreviated as P.I.

Address mode			: leng	th sp	ecifi	ler	No data part
x,data part length spec	cifier	-;					
	:S	: B	:H	:W	:F	:D	
1. LOCAL	٠	٠	٠	٠			
2. LOCAL P.I.		٠	٠	٠			
3. LOCAL INDIRECT		٠	•	٠			
4. LOCAL INDIRECT P.I.		٠	٠	•			
5. RECORD	•	•	•	•			
6. PRE-INDEXED		•	٠	٠			
7. ABSOLUTE				•			
8. ABSOLUTE P.I.				•			
9. CONSTANT	•	•	•	٠	٠	•	
10.REGISTER							٠
Operand specifier prefi	<u>x</u> :						
DESCRIPTOR							٠
ALTERNATIVE							•
Figu	re 29	. ND-	500 a	ddres	s mod	es	

Most address codes contain '11' in the leftmost two bits. The remaining six bits in the byte then specify the code.

However, in 3 special cases the leftmost two bits are '00', '01' or '10'. These are the <u>short</u> address codes (:S in the table) and the two bits alone indicate both length and mode. The remaining six bits are then taken as the data part, so that the complete operand specifier occupies only one byte.

THE DATA PART

The last part of the operand specifier, the data part, may be from six bits (for short data parts) to 8 bytes (for double word data parts). The data part contains an address, a displacement or a constant. The register address mode has no data part since the register number is contained in the address code.

Addresses always occupy four bytes. Short, byte and halfword displacements are always treated as unsigned values.

The displacement unit is always bytes, except for short displacements, where the unit is words. The range for short displacement is consequently 0..63 word from the record or base registers, and the addressed data object must be located an integral number of words from the register referred.

Normally the ND-500 assembler will select the optimal displacement size. It is possible, however, to force a particular (larger) size of displacement by following the operand specifier by either :S, :B, :H, :W, :F or :D. (The last two apply to constants only.) In examples shown, a data part length specifier is used only when forcing a nondefault data part length.

PREFIXES

All address codes except constant and register may include prefixes as the first 1 or 2 bytes. These are used in two special cases where the operand specifier does not point to the operand itself. Such an operand specifier may point to an array descriptor or to an operand on an alternative domain. The prefixes are then followed by the operand specifiers.

The only two prefix combination allowed is when an operand points to an array descriptor referring to an alternative domain, written as $ALT(DESC(\langle operand \rangle)(Rn))$. Only the last data access then goes to the alternative domain; the descriptor itself is accessed in the current domain.

8.2.2 Post-Index

Post-index is used in the local post-indexed, the local indirect postindexed, absolute post-indexed and the descriptor addressing modes.

Post-indexed addressing means that the index register holds the address of the operand element relative to the start of the addressed structure. The index is signed, and is always a logical index giving the element number in the array regardless of the element size. Accessing the next element in the structure is done by incrementing the index register by one.

Hardware will multiply the logical index with a data type dependent factor, the post-index scaling factor. The result gives the physical index. The post-index scaling factor is the number of bytes used to represent the data type in question. The post-index scaling factor is 1/8 (BI), 1 (BY), 2 (H), 4 (W), 4 (F), 8 (D) and 8 (descriptor). The physical index is added to the base address of the structure in order to get the address of the operand.

8.3 Survey of addressing modes

The first column lists the different groups of addressing modes in the assembler notation for displacements and the name of the displacement. The second column lists the algorithm used for determining the effective address (ea) of the operand or the operand itself. The third column lists the address code. (Abbreviations are explained in Appendix C.)

	Hex code	Octal code
ea=(B)+d*4	040H+xx	100B+xx
ea=(B)+d	OC1H	301B
	OC2H	302B
	осзн	303B
ea=(B)+d+p*(Rn)	OD4H+y	324B+y
	OD8H+y	330B+y
	ODCH+y	334B+y
ea=((B)+d)	0С5Н	305B
	ос6н	306B
	ОС7Н	307в
ED ea=((B)+d)+p*(Rn)	OE4H+y	344B+y
	ОЕ8н+у	350B+y
	OECH+y	354B+y
	$ea = (B) + d + p^*(Rn)$ ea = ((B) + d)	code ea=(B)+d*4 ea=(B)+d (C2H) (C2H) (C3H)

Norsk Data ND-05.009.03 EN

RECORD R. <displ> :S short displacement</displ>	ea=(R)+d*4	080H+xx	200B+xx
R. <displ> :B byte displacement</displ>	ea=(R)+d	ос9н	311B
R. <displ> :H halfword displacement</displ>		OCAH	312B
R. <displ> :W word displacement</displ>		OCBH	313B
PRE-INDEXED Rn. <displ> :B byte displacement</displ>	ea=(Rn)+d	OF4H+y	364B+y
Rn. <displ> :H halfword displacement</displ>		OF8H+y	370B+y
Rn. <displ> :W word displacement</displ>		OFCH+y	374B+y
ABSOLUTE Kaddress>	ea=a	ос4н	304B
ABSOLUTE, POST-INDEXED <address> (Rn)</address>	ea=a+(Rn)*p	OEOH+y	340B+y
<u>CONSTANT</u> <constant> :S short constant</constant>	op=c	000H+xx	000B+xx
<constant> :B byte constant</constant>		OCDH	315B
<constant> :H halfword constant</constant>		OCEH	316B
<constant> :W , <constant word constant, floating-p</constant </constant>		OCFH	317B
<pre><constant> :D double floating-point con</constant></pre>		OCCH	314B
REGISTER Rn	op=(Rn)	ODOH+y	320B+y

```
DESCRIPTOR
DESC (<descriptor>) (Rn)
                            ea=A+p*(Rn)
                                                 OFOH+y
                                                            360B+y
if (Rn)+1 >> descriptor.length then
   descriptor range trap condition
endif
if (Rn)+1 \gg = descriptor.length then
   1=:status.K
endif
if not descriptor range trap then
   perform addressing with Rn as post-index
   if data access then
       (Rn)+1=:Rn
   endif
endif
```

ALTERNATIVE ALT (<operand>)

0С8Н 310В

The address (ea) is referenced on the alternative domain. Parameter access is required on the referenced segment in the alternative domain.

Assembly	Name	Hex	Octal
notation		code	code
B. <displ></displ>	local		
B. <displ>:S</displ>	local, short displacement	040H+xx	100B+xx
B. <displ>:B</displ>	local, byte displacement	0C1H	301B
B. <displ>:H</displ>	local, halfword displacement	0C2H	302B
B. <displ>:W</displ>	local, word displacement	0C3H	303B
ea = (B)+d ea = (B)+d*4	(B. <displ>:S)</displ>		

8.4 Local addressing

The local addressing mode is addressing relative to the base register B. This register is meant to hold the address of the beginning of the local variables of a routine, hence the name local addressing.

The effective address is calculated by adding the value of the displacement to the contents of the base register.

A short displacement part with a displacement unit of word is legal, in addition to byte, halfword and word displacement parts with the displacement stored in 1, 2, or 4 byte(s) after the address code, displacement unit byte. Displacement values are treated as unsigned.






Figure 30. Local addressing

Example:



ea = (B)+d = 1000B+400B = 1400B

Octal Hexadecimal



ea = (B)+d = 0200H+0100H = 0300H

Assembly notation B. <displ>(Rn)</displ>	Name local, post-indexed	Hex code	Octal code
B. (dispi) (hil)		l	aalun
B. <displ> :B (Rn)</displ>	local, post-indexed, byte displacement	OD4H+y	324B+y
B. <displ> :H (Rn)</displ>	local, post-indexed,	OD8H+y	330B+y
B. <displ≻ (rn)<="" :₩="" td=""><td>halfword displacement local, post-indexed,</td><td>ODCH+y</td><td>334B+y</td></displ≻>	halfword displacement local, post-indexed,	ODCH+y	334B+y
	word displacement		

8.5 Local, post-indexed addressing

 $ea = (B)+d+p^*(Rn)$

A local post-indexed address is calculated by adding the displacement, the contents of the B register and the contents of the index register multiplied by the post-index scaling factor. See the section on postindexing.





Figure 31. Local, post-indexed addressing


ND-500 Reference Manual OPERAND SPECIFIERS AND ADDRESSING

Example:



 $ea = (B)+d+p^{*}(Rn) = 10000B+170B+400B/10B = 10230B$

Octal ------Hexadecimal



 $ea = (B)+d+p^{*}(Rn) = 01000H+078H+0100H/08H = 01098H$

8.6 Local indirect addressing

Assembly	Name	Hex	Octal
notation		code	code
IND(B. <displ>)</displ>	indirect		
IND(B. <displ>:B)</displ>	indirect, byte displacement	0С5н	305B
IND(B. <displ>:H)</displ>	indirect, halfword displacement	0С6н	306B
IND(B. <displ>:W)</displ>	indirect, word displacement	0С7н	307B

ea = ((B)+d)

The value of the unsigned displacement is added to the local base register and this sum forms the address of a word which holds the address of the operand. Subroutine arguments are usually accessed by local indirect addressing.




Figure 32. Local indirect addressing

ND-500 Reference Manual OPERAND SPECIFIERS AND ADDRESSING

Example:

133	3B	F4 +		
305	5B	IND(B.120B:B)	B:	400B
120)B		520B:	1000B

ea = ((B)+d) = (400B+120B) = 1000B

Octal

Hexadecimal

О5вн	F4 +		
ОС5Н	IND(B.050H:B)	B:	0100H
050H		0150H:	0200H

ea = ((B)+d) = (0100H+050H) = 0200H

Assembly notation	Name	Hex code	Octal code
IND(B. <displ>)(Rn)</displ>	indirect, post-indexed		
IND(B. <displ>:B)(Rn)</displ>	indirect, post-indexed,	OE4H+y	344B+y
IND(B. <displ>:H)(Rn)</displ>	byte displacement indirect, post-indexed,	OE8H+y	350B+y
IND(B. <disp1>:W)(Rn)</disp1>	halfword displacement indirect, post-indexed, word displacement	OECH+y	354B+y

8.7 Local indirect, post-indexed addressing

 $ea = ((B)+d) + p^{*}(Rn)$

The address is calculated by adding the unsigned displacement of the address code to the contents of the base register. This sum is interpreted as an address. The contents of the word with this address are added to the contents of the specified register multiplied by the post-index scaling factor. This sum is the address of the operand. Subroutine array arguments are usually accessed with local indirect, post-indexed addressing.




Figure 33. Local indirect, post-indexed addressing

96

Example:

013B	H4 :=	В:	600в
347B	IND(B.60B)(R4)	660B:	2000B
060B		R4:	150B

 $ea = ((B)+d)+p^{*}(Rn) = (660B)+2^{*}150B = 2000B+320B = 2320B$

Octal

Hexadecimal

OOBH	H4 :=	В:	0180H
OE7H	IND(B.030H)(R4)	O1BOH:	0400н
030н		R4:	068н

 $ea = ((B)+d)+p^{*}(Rn) = (O1BOH)+2^{*}O68H = O4OOH+ODOH = O4DOH$

8.8 <u>Record addressing</u>

Assembly	Name	Hex	Octal
notation		code	code
R. <displ></displ>	record		
R. <displ>:S</displ>	record, short displacement	080H+xx	200B+xx
R. <displ>:B</displ>	record, byte displacement	0C9H	311B
R. <displ>:H</displ>	record, halfword displacement	0CAH	312B
R. <displ>:W</displ>	record, word displacement	0CBH	313B
ea = (R)+d ea = (R)+d*4	(R. <displ>:S)</displ>		

The address of the operand is calculated by adding the displacement to the contents of the record register (R).




Figure 34. Record addressing

Example:

034B	BY1 =:		
312B	r.400b	R:	1000B
001B		-	
000B			

ea = (B)+d = 1000B+400B = 1400B

Octal ------Hexadecimal

 O1CH
 BY1 =:

 OCAH
 R.O100H
 R:
 200H

 O01H

 000H

ea = (B)+d = 200H+100H = 300H

Assembly notation	Name	Hex code	Octal code
Rn. <displ></displ>	pre-indexed		
Rn. <displ>:B</displ>	pre-indexed,	OF4H+y	364B+y
Rn. <displ>:H</displ>	byte displacement pre-indexed, halfword displacement	OF8H+y	370B+y
Rn. <displ>:W</displ>	pre-indexed, word displacement	OFCH+y	374B+y

8.9 Pre-indexed addressing

ea = (Rn) + d

The contents of the index register specified in the address code are added to the unsigned displacement of the address code. This sum is taken as the address of the operand.




Figure 35. Pre-indexed addressing


ND-500 Reference Manual OPERAND SPECIFIERS AND ADDRESSING

Example:

165B	D2 *		
372B	R3.400B	R3:	10000B
001B			
000B			

ea = (Rn) + d = 10000B + 400B = 10400B

Octal ------Hexadecimal



ea = (Rn) + d = 01000H + 0100H = 01100H

8.10 Absolute addressing

Assembly	Name	Hex	Octal
notation		code	code
<label></label>	absolute addressing	ос4н	304B

ea = a

When the address code is equal to 304B, OC4H, the four bytes following the address code are taken as the address of the operand.





Figure 36. Absolute addressing

Example:



ea = 2002044522B

Octal

 ${\tt Hexadecimal}$

075н	D2 *
ос4н	010084952н
010H	
008н	
 049н	
052н	j

ea = 010084952H

8.11 Absolute, post-indexed addressing

Assembly		Hex	Octal
notation	Name	code	code
<label>(Rn)</label>	absolute, post-indexed	OEOH+y	340B+y

 $ea = a+p^{*}(Rn)$

The four bytes following the address code are taken as the base address. An absolute, post-indexed address is then the contents of the index register multiplied by the post-index scaling factor and added to the word integer following the address code giving the effective address.





Figure 37. Absolute, post-indexed addressing

Example:

020B	W1 :=		
341B	2000B(R2)	R2:	200B
000B			
000B			
004B			
000B			
	•		

 $ea = a + p^{*}(Rn) = 2000B + 4^{*}200B = 3000B$

Octal ------Hexadecimal



 $ea = a + p^{*}(Rn) = 0400H + 4^{*}080H = 0600H$

Assembly	Name	Hex	Octal
notation		code	code
<constant></constant>	general constant	· · ·	
<pre><constant>:S <constant>:B <constant>:H <constant>:W <constant>:F</constant></constant></constant></constant></constant></pre>	short constant	000H+xx	000B+xx
	byte constant	OCDH	315B
	halfword constant	OCEH	316B
	word constant	OCFH	317B
	floating-point constant	OCFH	317B
<constant>:D</constant>	double floating-point constant	OCCH	314B

8.12 Constant operand addressing

op = data part of operand specifier

The data to be operated on is part of the operand specifier. It resides in the program memory and cannot be modified by any instruction. The value of the operand may have a length of six bits or one, two, four or eight bytes.

Constant operands are illegal for all write instructions, e.g. store, swap, or shift instructions. They are also illegal as destination operand(s) for multi-operand instructions, and in certain special instructions like TSET and RDUS. They are also illegal as subroutine arguments, as they have no address in data memory.

Note that word and floating-point constants have the same address code.

Assembly notation		byte0	byte1	byte2	byte3	byte4
150B:B	Octal: Hex:	315B OCDH	150B 068H			
1200000:W	Octal: Hex:	317B OCFH	000B 000H	022B 012H	117B 04FH	200В 080Н
12B:S	Octal: Hex:	012B 00AH				
6400н:н	Octal: Hex:	316B ОСЕН	144В 064н	000B 000H		

Table 7. Example of constants

The instruction code decides the interpretation of the operand addressed by the operand specifier. This may produce conflicts between the operand interpretation and the size of the data part of constant operands. These are solved by sign extension or data conversion if possible, done automatically by hardware. If no conversion is meaningful an illegal operand specifier trap condition occurs. The following abbreviations are used in the table.

IOS	- ILLEGAL OPERAND SPECIFIER TRAP CONDITION
<u>IOS</u> BZ	- bit zero of constant is operand
SX	- sign extended (unless instruction calls for unsigned)
CF	- convert to float
CDF	- convert to double float
NC	- no conversion required
32LZ	- 32 least significant bits zero filled
$\langle c \rangle$	- general operand with constant type

<c> -</c>	general	operand	with	constant	type
-----------	---------	---------	------	----------	------

	Constant operand type					
Instruction operand type	<c>:S</c>	<c>:B</c>	<c>:H</c>	<c>:W</c>	<c>:F</c>	<c>:D</c>
BI BY	BZ SX	10S NC	$\frac{10S}{10S}$	<u>105</u> 105	<u>105</u> 105	<u>105</u> 105
H	SX	SX	NC	$\frac{105}{105}$	$\frac{105}{10S}$	105
W	SX	SX	SX	NC	NC	IOS
F	CF	CF	CF	NC	NC	IOS
D	CDF	CDF	CDF	32LZ	32LZ	NC

Table 8. Treatment of constants as operands

8.13 Register addressing

Assembly notation		Name	Hex code	Octal code
Rn	(n=14)	Register	ODOH+y	320B+y

One of the registers may be the operand of an instruction. If the data type of an instruction is an integer or it does not contain a data type specification, one of the integer registers is taken as the operand. If the data type of the instruction is float or double float, one of the float or double float registers is taken as the operand.

A register operand is not legal in the argument list of a CALL or CALLG instruction, as a destination in the BMOVE instruction or as an argument to certain special instructions (such as TSET and RDUS).

8.14 Alternative addressing

Assembly	Name	Hex	Octal
notation		code	code
ALT(<operand>)</operand>	alternative domain addressing	ос8н	310B

With this operand specifier prefix, it is possible to address operands on the alternative domain of the process. Parameter access to the segment on the alternative domain is required. See the memory management section for further explanation of domain, alternative domain and parameter access.

<operand> can be any operand specifier that does not contain a new ALT operand specifier prefix. If the operand specifies indirect addressing, the indirect address is taken from the current addressing domain. If the operand specifies descriptor access, the descriptor is taken from the current addressing domain. Only the last memory access which actually fetches the data goes to the alternative addressing domain.

Alternative addressing is illegal for register addressing and constant operand addressing.

8.15 Descriptor addressing

Assembly		Hex	Octal
notation	Name	code	code

DESC(<operand>)(Rn)</operand>	descriptor	OFOH+y	360B+y

ea = A + p*(Rn), A = contents of second word of <operand>

<operand> is the address of a descriptor, and it can be any operand specifier except ALT, constant or register. <operand> may be postindexed, selecting an element in an array of descriptors, in which case the post-index scaling factor is 8 (the size of a descriptor). The post-index scaling factor of the descriptor addressing itself is determined by the data type specified in the instruction code.

A descriptor comprises two words in memory accessed via a general operand. The first word contains the number of elements in a data array, the second contains the start address of the array. The operand element of the array is addressed post-indexed relative to the start address in the descriptor. Elements are indexed from zero; the legal index range is 0 to descriptor.length-1.

The hardware will report if the last element of the array is addressed by setting the K flag. If an element beyond the array is addressed the K flag is set and a descriptor range trap condition occurs.

The index register is incremented by a data access via descriptor. It is not incremented when accessing only the address of the operand (load address and call instructions).

if (Rn)+1 >> descriptor.length then
 descriptor range trap condition
endif
if (Rn)+1 >> = descriptor.length then
 1 =: status.K
endif
if not descriptor range trap then
 perform addressing with Rn as post-index
 if data access then
 (Rn)+1 =: Rn
 endif
endif

Note that an access outside the string as defined by the descriptor is carried out if the descriptor range trap is not enabled.

110




Figure 40. Addressing with a descriptor

Example:

011B	H2 :=	В:	400B
362B	DESC(B.100B)(R3)	500B:	100B
301B		504B:	2000B
100B		R3:	50B

 $ea = A + p^{*}(Rn) = (400B+100B+4) + 2^{*}50B = (504B) + 120B = 2120B$

Octal

Hexadecimal

OODH	H2 :=	В:	0100Н
OF2H	DESC(B.040H)(R3)	0140H:	040н
OC1H		0144H:	0400н
040н		R3:	028н

 $ea = A + p^{*}(Rn) = (0100H+040H+4)+2^{*}028H = (0144H)+050H = 0450H$

8.16 Direct operands

Direct operands are those found in the bytes immediately following the instruction code or the preceding operand specifier. There is no prefix or address code part in the operand specifier. Direct operands are in the syntax definitions in this manual. They are written using the form <<direct operand>>.

The interpretation of a direct operand depends on the instruction and applies to specific instructions only. The data part of the operand specifier is taken either as a displacement or as an absolute address. Absolute addresses may be to the program or the data area.

8.16.1 Displacement addressing

The ND-500 instructions LOOP, LOOPI, LOOPD, GO and IF $\langle rel \rangle$ GO have displacement (program relative) addressing. Each instruction has two instruction codes, one for the byte displacement part and one for the halfword displacement part. GO is also available with the word displacement part. The displacement is signed, and is the distance from the first byte of the current instruction to the first byte of the addressed instruction.

 $(P) + d \rightarrow (P)$

8.16.2 Absolute program addressing

The instruction CALL subroutine has absolute addressing. When using CALL the address follows the instruction code in the following four bytes.

When executing CALLG the address is accessed via a general operand, not a direct operand. Complete information is given in the description of the CALLG instruction.

8.16.3 Absolute data addressing

The INIT and ENTM instructions are followed by the absolute address of the bottom of the new stack. The ENTF and ENTFN instructions are followed by the address of the local data area.

9 THE ND-500 INSTRUCTION SET

The ND-500 instruction set has a variable length instruction format, the length determined by the type of instruction and the operands used. The shortest instructions are one byte long, the longest may be several thousand bytes long.

Each instruction consists of an instruction code and zero or more operand specifiers. The general instruction format is shown in the figure below:

Instruction Code	Operand Specifier	Operand Specifier	Operand Specifier		
---------------------	----------------------	----------------------	----------------------	--	--

1 or 2 bytes Zero or more operand specifiers, each 1 to 9 bytes

Figure 41. Instruction Format

The following chapters describe each instruction code in detail. Operand specifiers are described in the previous chapter.

The term instruction code is used to indicate both the octal or hexadecimal value and the assembly notation. The octal or hexadecimal value of an instruction code is a numeric representation of the bit pattern inside the computer. The assembly notation is used by the assembler programmer to symbolically represent the binary code.

An instruction code specifies the operation to be performed and the data types of the operands. It may consist of one or two bytes. One byte instruction codes are used for the operations most frequently generated by compilers.

In many ND-500 instructions one of the general registers or one of the floating-point registers is used as an argument or result. The two lower bits of the instruction code then specifyy the register number, meaning a floating-point or double-precision floating-point register (Fn or Dn) when the data type is floating or double floating, and the general register (Rn) when the data type is integer.

7	0			
instruct	cion code	short ir	nstruction	code
7 instructio	2 1 0 on code reg	short re	egister ins	struction code
15 12	11		0	
1 1 1 1	instructio	on code		long instruction code
15 12	11		210	
1 1 1 1	instructio	on code	reg	long register instruction code

Figure 42. Instruction Code Formats

All the upper 4 bits of a long (two byte) instruction code are set, which means that such codes are in the range 170000B to 177777B, OF000H to OFFFFH.

The instruction set is described using the syntax explained below. Optional syntax elements enclosed are in brackets, []. Brackets followed by an "n" mean that more than one occurrence of an optional syntax element may be specified. The sign ::= means "is defined as".

instruction format	<pre>::= [[datatype specifier][register number]] instruction code name [operand specifier][operand specifier] n</pre>
t = data type specifier	::= BI, BY, H, W, F, D t is a subset of the data type specifiers
n = register number	::= 1,2,3,4
instruction code name	::= text or character string
operand specifier	::= <general operand=""> <<direct operand="">></direct></general>
<pre><general operand=""> -</general></pre>	the operand is accessed via a general addressing mode
< <direct operand="">> -</direct>	5

Norsk Data ND-05.009.03 EN

When describing the operand, the description string is divided in three or four parts, as follows:

operand ::= operand name/access code/datatype /pointer register

Operand name is a character string used as a descriptive term. For example, the load instruction format uses the term <source> as the operand name; the store instruction format uses <dest> as the destination operand name.

The access code may have the following abbreviations:

r	-	read access
W	-	write access
rw	-	read and write access
rwl	-	read, write and locked swap access
aa	-	address access
s	-	special, explained explicitly in
		the instruction descriptions

Locked swap access applies to the TSET instruction only.

Address access (aa) together with descriptor addressing will not cause the index register to be incremented. If the access code is read (r) or write (w), the index register will be incremented.

The pointer register applies to string instruction descriptions only.

ACTUAL OPERAND VALUE

The actual operand value used may be the value found in the instruction or the value found at the address specified by the instruction, determined by the addressing mode. In the descriptions of the operation performed in the following chapters, dereferencing of source operands is implicit if the operand is an address. For example,

tn ADD3 $\langle a/r/t \rangle$, $\langle br/t \rangle$, $\langle c/w/t \rangle$

Operation: $\langle a \rangle + \langle b \rangle - \rangle \langle c \rangle$

In the instruction

W3 ADD3 SOU, 5, DES

SOU is an address (a label); the value found at this <u>address</u> is the <a> operand value. The operand is the <u>value</u> 5 rather than the value found at address 5; the operand specifier is CONSTANT type. DES is the address of the <c> operand. If the actual source operand value is the address, rather than the value found at that address, the description of the operation indicates this by the notation addr(<operand>). Take, for example, the LADDR instruction:

tn LADDR <operand/aa/t>

Operation: $addr(\langle operand \rangle) \rightarrow Rn$

DATA STATUS BITS

Data status bits not mentioned in the instruction description are always <u>cleared</u> after the instruction has been executed. If the status bit is conditionally set a TRUE condition causes the bit to be set (1), a FALSE condition causes it to be reset (0).

Before going on to the instruction set, an example will be explained:

Example:

Load bit register number 2 with the bit number found in R3 from the bit array BITA. BITA is displaced 078H, or 170B, bytes from the base address of the local data area. The size of the displacement part is forced to half word.

Assembly code notation: BI2 := B.BITA(R3) : H

Description:

The instruction code for loading bit register 2 is OFC05H, or 176005B, written as 374B,005B when treated as two octal bytes.

B.BITA(R3) is the local post-indexed addressing mode, address code ODAH, or 332B.

The :H length specifier tells the assembler to store the displacement in halfword format. Normally the assembler should be allowed to select the storage format, in order to achieve optimal program encoding. In this example the assembler would have stored the displacement in byte format if :H had been omitted.

The address of the byte containing the bit in question is calculated as follows (See figure on the next page):


ea = (B) + d + p * (Rn)

Octal: 10000B + 170B + INT(403B/10B) = 10230B

Hex: 01000H + 078H + INT(0103H/08H) = 01098H

Post indexing always counts the data elements from the left, consequently the bit number within the addressed byte is

bn = 7 - REM(403B/10B) = 7 - REM(0103H/08H) = 7 - 3 = 4



10 DATA TRANSFER AND LOGICAL INSTRUCTIONS

10.1 Load

Format: tn := $\langle source/r/t \rangle$

Assembly	Name	Hex	Octal
notation		code	code
BIn :=	load bit	OFCO4H+(n-1)	176004B+(n-1)
BYn :=	load byte	OO4H+(n-1)	004B+(n-1)
Hn :=	load halfword	OO8H+(n-1)	010B+(n-1)
Wn :=	load word	OOCH+(n-1)	014B+(n-1)
Fn :=	load float	O1OH+(n-1)	020B+(n-1)
Dn :=	load double float	O14H+(n-1)	024B+(n-1)

Operation: <source> -> Rn

Description:

The value of the operand (source) is loaded into the register specified in the instruction code. When the data type is BI, BY, H or W, one of the I registers is loaded. The value is right justified in the register, the least significant bit of the operand goes in the least significant bit of the register. With BI, BY, or H as data type, the rest of the register is zero filled. One of the floating point registers is loaded when the data type is F or D.

Trap conditions: Addressing traps

Data status bits:

<source> = 0 -> Z <source>.signbit -> S

Example:

Load local halfword variable MEMBERS into R3

H3 := B.MEMBERS

Format:	B := ≺source/r/₩>				
Assembly notation	Name	Hex code	Octal code		
В :=	load base register	OFCO8H	176010B		
Operation:	<source/> -> B				
Description:					
The contents	of <source/> are loaded into the local base	e regist	er.		
Trap conditions: Addressing traps					
Data status b	its:				
<source/> = 0 -> Z <source/> .signbit -> S					
Example:					
Load the word	variable GLOBBASE into B				
B := GLOB	BASE				

10.2 Load local base register

10.3 Load record register

Format:	R :	= $\langle source/r/W \rangle$
---------	-----	--------------------------------

Assembly	Name	Hex	Octal
notation		code	code
R :=	load record register	018н	030B

Operation: <source> -> R

Description:

The contents of <source> is loaded into the record base register.

Trap conditions: Addressing traps

Data status bits:

<source> = 0 -> Z
<source>.signbit -> S

Example:

Load R with the base of the R2nd element of the word array RECPTRS

R := RECPTRS(R2)

10.4 Store

Format:	tn =: <dest t="" w=""></dest>		
Assembly	Name	Hex	Octal
notation		code	code
BIn =:	store bit	OFCOCH+(n-1)	176014B+(n-1)
BYn =:	store byte	O1CH+(n-1)	034B+(n-1)
Hn =:	store halfword	OFC1OH+(n-1)	176020B+(n-1)
Wn =:	store word	O2OH+(n-1)	040B+(n-1)
Fn =:	store float	O24H+(n-1)	044B+(n-1)
Dn =:	store double float	O28H+(n-1)	050B+(n-1)

Operation:

Rn -> <dest> datatype dependent part of register -> <dest>

Description:

The datatype-dependent part of the contents of the specified register is stored in the memory location or register specified in the operand specifier. The datatype-dependent part of the register is the least significant bits of the register needed to represent the data type in question. Constant operands are illegal. The source register is unaffected.

If the destination is a register, the instruction has the same effect as a load destination register. If the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:

datatype-dependent part of register = 0 \rightarrow Z datatype-dependent part of register.signbit \rightarrow S

Example:

Store byte in R4 into the 6th byte of the record pointed to by R, forcing word displacement part

BY4 =: R.6:W

10.5 Store local base register

Format:	B =: <ope< th=""><th>rand/w/W></th><th></th><th></th></ope<>	rand/w/W>		
Assembly notation	Name		Hex code	Octal code
B =:	store local	base register	OFCOAH	176012B

Operation: $B \rightarrow \langle \text{operand} \rangle$

Description:

The contents of the local base register are stored in the <operand>.

Trap conditions: Addressing traps

Data status bits:

B register = 0 \rightarrow Z B register.signbit \rightarrow S

Example:

Store B in local variable CURRB indexed by R1

B =: B.CURRB(I1)

10.6 Store record register

Format: $R =: \langle operand/w/W \rangle$

Assembly	Name	Hex	Octal
notation		code	code
R =:	store record register	OFCO9H	176011B

Operation: $R \rightarrow \langle operand \rangle$

Description:

The contents of the record register are stored in the <operand>.

Trap conditions: Addressing traps

Data status bits:

R register = 0 \rightarrow Z R register.signbit \rightarrow S

Example:

Store R in register R2

R =: R2

10.7 <u>Move</u>

Format: t MOVE <source/r/t>,<dest/w/t>

Assembly notation	Name	Hex Octal code code
BI MOVE BY MOVE H MOVE W MOVE F MOVE D MOVE	move bit move byte move halfword move word move float move double float	OFCOBH176013B019H031BOFC14H176024B01AH032B01BH033B02CH054B

Operation: <source> -> <dest>

Description:

The number of bits needed to represent the data type are moved from source to destination. The source is unaffected, and a constant destination operand is illegal.

Trap conditions: Addressing traps

Data status bits:

<source> = 0 -> Z
<source>.signbit -> S

Example:

Move the double precision value in GLOBAL to local variable LOCAL

D MOVE GLOBAL, B.LOCAL

10.8 Swap

Format: t	SWAP	$\langle op1/rw/t \rangle, \langle op2/rw/t \rangle$
-----------	------	--

Assembly		Name	Hex	Octal	
notation			code	code	
BI	SWAP	bit swap	OFCBDH	176275B	
BY	SWAP	byte swap	OFCBEH	176276B	
H	SWAP	halfword swap	OFCBFH	176277B	
W	SWAP	word swap	O52H	122B	
F	SWAP	float swap	OFCDCH	176334B	
D	SWAP	double float swap	OFCDDH	176335B	

Operation: <op1> :=: <op2>

Description:

The contents of the first operand are stored in the second, and the original contents of the second operand are stored in the first. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps

Data status bits:

original contents of $\langle op1 \rangle = 0$ -> Z original contents of $\langle op1 \rangle$.signbit -> S

Example:

Exchange contents of word variables EAST and WEST

W SWAP EAST, WEST

10.9 Compare

Format:	tn COMP	<pre><operand r="" t=""></operand></pre>	
---------	---------	--	--

	mbly tion	Name	Hex code	Octal code
BIn BYn Hn Wn Fn Dn	COMP COMP COMP COMP COMP	register bit compare register byte compare register halfword compare register word compare register float compare register double float compare	OFC18H+(n-1) 030H+(n-1) OFC1CH+(n-1) 034H+(n-1) 038H+(n-1) 03CH+(n-1)	176030B+(n-1) 060B+(n-1) 176034B+(n-1) 064B+(n-1) 070B+(n-1) 074B+(n-1)

Operation: Rn - <operand>

Description:

The instruction subtracts the operand from the contents of the specified register. The result of the subtraction is not saved, but rather compared to zero, and this result is saved in the data status bits. The instruction is a true comparison, hence the sign bit is changed in case of integer overflow.

Trap conditions: Addressing traps, Floating Overflow, Floating Underflow

Data status bits:

result = 0	->	Z
result.signbit XOR Overflow	->	S
carry from most significant bit	->	С
floating underflow	->	FU
floating overflow	->	FO

Example:

Compare bit zero in R1 with one

BI1 COMP 1

10.10 Compare two operands

Format: t COMP2 $\langle op1/r/t \rangle, \langle op2/r/t \rangle$

sembly tation	Name	Hex code	Octal code
 COMP2	bit compare	OFC15H	176025B
COMP2	byte compare	O2DH	055B
COMP2	halfword compare	OFC16H	176026B
COMP2	word compare	O2EH	056B
COMP2	float compare	O2FH	057B
COMP2	double float compare	O4OH	100B

Operation: <op1> - <op2>

Description:

The instruction subtracts the second operand from the first. The result sets the data status bits accordingly, but the result is otherwise discarded.

Trap	conditions:	Addressing	traps,	Floating	Underflow,	Floating
		Overflow				

Data status bits:

result = 0	->	Z
result.signbit XOR Overflow	->	S
carry from most significant bit	->	С
floating underflow	->	FU
floating overflow	->	FO

Example:

Compare record variable floating point DELTA with 0.005

F COMP2 R.DELTA, 0.005

10.11 Test against zero

Format: t TEST $\langle operand/r/t \rangle$

Assembly	Name	Hex	Octal
notation		code	code
BI TEST	bit test against zero	041H	101B
BY TEST	byte test against zero	042H	102B
H TEST	halfword test against zero	043H	103B
W TEST	word test against zero	044H	104B
F TEST	float test against zero	045H	105B
D TEST	double test against zero	045H	106B

Operation: <operand> - 0

Description:

This instruction is similar to comparing two operands, except that the second operand is implicitly zero.

Trap conditions: Addressing traps

Data status bits:

result = 0	-> Z
result.signbit XOR Overflow	-> S
1	-> C (integer)

Example:

Test if local byte variable COUNTER has reached zero

BY TEST B.COUNTER

10.12 Negate

For	nat:	tn	NEG		
	embly ation	Name		Hex code	Octal code
BYn Hn Wn Fn Dn	NEG NEG NEG NEG	half word floa	register negate word register negate register negate t register negate le float register negate	OFEO8H+(n-1) OFEOCH+(n-1) O9OH+(n-1) O94H+(n-1) O94H+(n-1)	177010B+(n-1) 177014B+(n-1) 220B+(n-1) 224B+(n-1) 224B+(n-1)

Operation: $-Rn \rightarrow Rn$

Description:

The contents of the specified register are negated. An integer value is negated by taking the two's complement of its value. A floating point value is negated by inverting its sign bit. Byte and halfword negate will clear the upper part of the register.

Integer overflow occurs if and only if the greatest negative integer is negated. Carry is zero except when integer zero is negated.

Trap conditions: Integer Overflow

Data status bits:

negated	register = 0	->	Ζ
negated	register.signbit	->	S
carry		->	С
overflow	v	->	0

Example:

Negate double precision register D3

D3 NEG

10.13 <u>Invert</u>

Forma	t:	tn INV		
Assembly		Name	Hex	Octal
notation			code	code
BIn	INV	bit invert register	OFE10H+(n-1)	177020B+(n-1)
BYn	INV	byte invert register	OFE14H+(n-1)	177024B+(n-1)
Hn	INV	halfword invert register	OFE18H+(n-1)	177030B+(n-1)
Wn	INV	word invert register	O98H+(n-1)	230B+(n-1)

Operation: One's complement of Rn -> Rn

Description:

The one's complement of the contents of the specified register is calculated and stored in the same register. When the datatype is BI, BY, or H only the lower part of the register is complemented and the rest of the register is cleared.

Trap conditions: None

Data status bits:

result = 0 \rightarrow Z result.signbit \rightarrow S

Example:

Invert the lowermost bit of R4 and clear the upper 31 bits

BI4 INV

10.14 Invert with carry add

Format:	Wn	INVC			
Assembly notation	Name		Hex code	Octal code	

Wn INVC word invert register w/carry OFF10H+(n-1) 177420B+(n-1)

Operation: One's complement of $Rn + C \rightarrow Rn$

Description:

The one's complement of the contents of the specified word register is calculated. The carry is added and the result is loaded into the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Integer Overflow

Data status bits:

result = 0	->	Z
result.signbit	->	S
carry	->	С
overflow	->	0

Example:

Invert W2 and add carry

W2 INVC

10.15 Absolute value

Format:	tn ABS		
Assembly	Name	Hex	Octal
notation		code	code
BYn ABS	byte absolute value	OFFOOH+(n-1)	177400B+(n-1)
Hn ABS	halfword absolute value	OFFO4H+(n-1)	177404B+(n-1)
Wn ABS	word absolute value	OFFO8H+(n-1)	177410B+(n-1)
Fn ABS	float absolute value	OFFOCH+(n-1)	177414B+(n-1)
Dn ABS	double float absolute value	OFFOCH+(n-1)	177414B+(n-1)

Operation: Absolute value of Rn -> Rn

Description:

The absolute value of the contents of the specified register is calculated and stored in the same register. When the datatype is either BY or H, the result is stored in the least significant bits and the rest of the register is cleared. Overflow occurs if and only if the greatest negative integer is negated.

Trap conditions: Integer Overflow

Data status bits:

result = 0 \rightarrow Z 0 \rightarrow S overflow \rightarrow 0 (integer)

Example:

Take the absolute value of double precision register D1

D1 ABS

10.16 Clear register

Form	at:	tn CLR		
Assembly		Name	Hex	Octal
notation			code	code
BIn	CLR	bit register clear	084H+(n-1)	204B+(n-1)
BYn	CLR	byte register clear	084H+(n-1)	204B+(n-1)
Hn	CLR	halfword register clear	084H+(n-1)	204B+(n-1)
Wn	CLR	word register clear	084H+(n-1)	204B+(n-1)
Fn	CLR	float register clear	088H+(n-1)	210B+(n-1)
Dn	CLR	double float register clear	08CH+(n-1)	214B+(n-1)

Operation: $0 \rightarrow Rn$

Description:

The register is set to all zeroes. For all integer data types, the entire register is cleared.

Trap conditions: None

Data status bits: $1 \rightarrow Z$

Example:

Clear double register D3

D3 CLR

10.17 Store zero

Format: t STZ <operand/w/t>

Assembly notation		Name	Hex Octal code code		
BI	STZ	bit store zero	ОFC85н	176205B	
BY	STZ	byte store zero	О48н	110B	
H	STZ	halfword store zero	О49н	111B	
W	STZ	word store zero	О4Ан	112B	
F	STZ	float store zero	О4Вн	113B	
D	STZ	double float store zero	О4СН	114B	

Operation: $0 \rightarrow \langle \text{operand} \rangle$

Description:

The contents of the destination operand are replaced by zero.

Trap conditions: Addressing traps

Data status bits: $1 \rightarrow Z$

Example:

Clear the byte FLAGS

BY STZ FLAGS

10.18 Set to one

For	mat:	t SET1 <operand t="" w=""></operand>		
	embly ation	Name	Hex code	Octal code
BI BY H W F D	SET1 SET1 SET1 SET1 SET1 SET1	bit set to one byte set to one halfword set to one word set to one float set to one double float set to one	ОFC86н ОFC87н ОFC88н О4Dн О47н ОFC89н	176206B 176207B 176210B 115B 107B 176211B

Operation: $1 \rightarrow \langle \text{operand} \rangle$

Description:

The contents of the destination operand are replaced by one.

Trap conditions: Addressing traps

Data status bits: All cleared

Example:

Set float argument START to one

F SET1 IND(B.START)

10.19 Increment

Format: t	5	INCR	<pre><operand rw="" t=""></operand></pre>
-----------	---	------	---

	embly ation	Name	Hex code	Octal code
BY	INCR	byte increment	ОFC8АН	176212B
H	INCR	halfword increment	О4ЕН	116B
W	INCR	word increment	О4FH	117B
F	INCR	float increment	05ОН	120B
D	INCR	double float increment	ОFC8BH	176213B

Description:

The $\langle operand \rangle$ is incremented by one. The Carry bit is set if a carry occurs from the sign bit position of the adder, otherwise it is reset. Carry will occur when and only when integer -1 is incremented.

Trap conditions: Addressing traps, Integer Overflow

Data status bits:

sum.signbit	-> S
sum = 0	-> Z
overflow	-> 0
carry from most significant bit	-> C (integer)

Example:

Increment the halfword record variable LOOPER and force displacement part to halfword $% \left[{\left[{{{\rm{T}}_{\rm{T}}} \right]_{\rm{T}}} \right]$

H INCR R.LOOPER:H

10.20 Decrement

Format:	t DECR <operand rw="" t=""></operand>				
Assembly notation	Name	Hex code	Octal code		
BY DECR H DECR W DECR F DECR D DECR	byte decrement halfword decrement word decrement float decrement double float decrement	ОFC86н ОFC87н О51н ОFC88н ОFC89н	176214B 176215B 121B 176216B 176217B		
Operation:	<pre><operand> - 1 -> <operand></operand></operand></pre>				
Description: The <operand></operand>	is decremented by one.				
Trap conditi	ons: Addressing traps, Integer Overflow	i			
Data status bits:					
difference = 0-> Zdifference.signbit-> Soverflow-> 0carry from most significant bit -> C					

Example:

Decrement the halfword record variable STEP on the alternative domain

H DECR ALT(R.STEP)

10.21 And

Format:		tn	AND	<pre><operand <="" pre="" r=""></operand></pre>	t>		
Assembl notatio	•	Name				Hex code	Octal code
BYn A Hn A	ND ND ND ND	byte half	'and word	register ' register 'and' regist ' register	er	OFDCCH+(n-1) OFC9OH+(n-1) OFC94H+(n-1) OE4H+(n-1)	176714B+(n-1) 176220B+(n-1) 176224B+(n-1) 344B+(n-1)

Operation: Rn AND <operand> -> Rn

Description:

A bitwise AND is performed between the contents of the specified register and the <operand> and the result is stored in the register .When the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:

result = 0 -> Z
result.signbit -> S

Example:

AND operation between R2 and the R3rd element of the array described by the R1st array descriptor in the local array MASKS

W2 AND DESC(B.MASKS(R1))(R3)

10.22 <u>Or</u>

Forma	at:	tn OR <operand r="" t=""></operand>		
Assen notat	•	Name	Hex code	Octal code
BIn BYn Hn Wn	OR OR OR OR	bit 'or' register byte 'or' register halfword 'or' register word 'or' register	OFDF8H+(n-1) OFC98H+(n-1) OFC9CH+(n-1) OAOH+(n-1)	176770B+(n-1) 176230B+(n-1) 176234B+(n-1) 240B+(n-1)

Operation: Rn OR <operand> -> Rn

Description:

A bitwise OR is performed between the contents of the specified register and the <operand> and the result is stored in the register. When the data type is BI, BY, or H, the upper part of the register is zero filled .

Trap conditions: Addressing traps

Data status bits:

result = 0 -> Z
result.signbit -> S

Example:

OR byte register R1 with 111 octal

BY1 OR 111B

Forma	at:	tn XOR <operand r="" t=""></operand>		
Assem notat	•	Name	Hex code	Octal code
BIn BYn Hn Wn	XOR XOR XOR XOR	bit 'xor' register byte 'xor' register halfword 'xor' register word 'xor' register	OFDCCH+(n-1) OFCAOH+(n-1) OFCA4H+(n-1) OA4H+(n-1)	176714B+(n-1) 176240B+(n-1) 176244B+(n-1) 244B+(n-1)

Operation: Rn XOR <operand> -> Rn

Description:

A bitwise exclusive OR is performed between the contents of the specified register and the <operand> and the result is stored in the register. When the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:

result = 0 -> Z
result.signbit -> S

Example:

Flip bits 0, 4, 8 and 12 of halfword register R4

H4 XOR 01111H

For	mat:	t SHL <operand rw="" t="">,<shiftcount< th=""><th>/r/BY></th><th></th></shiftcount<></operand>	/r/BY>	
	embly ation	Name	Hex code	Octal code
BY H W	SHL SHL SHL	byte shift logically halfword shift logically word shift logically	ОГСА8Н ОГСА9Н ОГСААН	176250B 176251B 176252B

10.24 Logical shift

Operation: logically shifted <operand> -> <operand>

Description:

A logical shift is performed on the byte, halfword or word operand .<shiftcount> is interpreted as a signed byte .Positive <shiftcount> implies left shift, negative <shiftcount> implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits:

shifted operand = 0 \rightarrow Z shifted operand.signbit \rightarrow S

Example:

Shift local word COUNT TWOFACTORS places

W SHL B.COUNT, TWOFACTORS

10.25 Arithmetical shift

For	mat:	t SHA <operand rw="" t="">,<shiftcount <="" th=""><th>'r/BY></th><th></th></shiftcount></operand>	'r/BY>	
	embly ation	Name	Hex code	Octal code
BY H W	SHA SHA SHA	byte shift arithmetically halfword shift arithmetically word shift arithmetically	OFCABH OFCACH OFCADH	176253B 176254B 176255B

Operation: arithmetically shifted <operand> -> <operand>

Description:

An arithmetic shift is performed on the byte, halfword or word operand. <shiftcount> is interpreted as a signed byte. Positive <shiftcount> implies left shift, negative <shiftcount> implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits:

shifted operand = 0 -> Z shifted operand.signbit -> S

Example:

Shift byte register R4 two places to the right

BY SHA R4, -2

10.26 Rotational shift

FOI	mat:	t SHR <operand rw="" t="">,<shiftcour< th=""><th>nt/r/BY></th><th></th></shiftcour<></operand>	nt/r/BY>	
	sembly ation	Name	Hex code	Octal code
BY H W	SHR SHR SHR	byte shift rotationally halfword shift rotationally word shift rotationally	OFCAEH OFCAFH OFCBOH	176256B 176257B 176260B

Format: t SHR <operand/rw/t>.<shiftcount/r/BY>

Operation: rotationally shifted <operand> -> <operand>

Description:

A rotational shift is performed on the byte, halfword or word operand. <shiftcount> is interpreted as a signed byte. Positive <shiftcount> implies left shift, negative <shiftcount> implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits:

shifted operand = 0 \rightarrow Z shifted operand.signbit \rightarrow S

Example:

Exchange nibbles (4 bit groups) of variable pointed at by R4

BY SHR R4.0, 4

10.27 <u>Get bit</u>

Form	at:	tn GETBI	<pre><operand r="" t="">,<b;< pre=""></b;<></operand></pre>	it no/r/BY>	
Asse nota	mbly tion	Name		Hex code	Octal code
BYn Hn Wn	GETBI GETBI GETBI	byte get bi halfword ge word get bi	et bit		176264B+(n-1) 176270B+(n-1) 176720B+(n-1)

Operation: bit <bit No.> of <operand> -> bit 0 of Rn

Description:

Bit zero of the specified register is loaded with bit
bit No.> of a BY, H, or W <operand>. A
bit No.> greater than or equal to the number of bits of the data type or a negative
bit No.> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: transferred bit = 0 -> Z

Example:

Load R1 with the BITNO bit of word variable STATUS

W1 GETBI STATUS, BITNO

151

10.28 Put bit

Format: tn PUTBI <operand t="" w="">,<bit by="" no="" r=""></bit></operand>					
	mbly tion	Name		Hex code	Octal code
BYn Hn Wn	PUTBI PUTBI PUTBI	byte put bit halfword put H word put bit	bit	OFDD8H+(n-1)	176724B+(n-1) 176730B+(n-1) 176734B+(n-1)

Operation: bit 0 of Rn -> bit <bit No.> of <operand>

Description:

Bit zero of the specified register is stored in bit

bit No.> of a BY,

H, or W <operand>. The upper bits of the <operand> are unaffected,

even when the destination is a word register. A <bit No.> greater than

or equal to the number of bits of the data type or a negative <bit

No.> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: transferred bit = $0 \rightarrow Z$

Example:

Store bit zero of R4 in bit 4 of local byte variable FLAGS

BY4 PUTBI B.FLAGS, 4

10.29 Clear bit

Assembly		Name	Hex	Octal
notation			code	code
BY	CLEBI	byte clear bit	OFE7EH	177175B
H	CLEBI	halfword clear bit		177176B
W	CLEBI	word clear bit		177177B

Format: t CLEBI <operand/w/t>,<bit No./r/BY>

Operation: 0 -> bit <bit No.> of <operand>

Description:

The specified bit of a BY, H, or W <operand> is cleared. A <bit No.> greater than or equal to the number of bits of the data type or a negative <bit No.> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: 1 -> Z

Example:

Clear bit N of word register R1

W CLEBI R1, N

10.30 Set bit

Format: t SETBI <operand/w/t>,<bit No./r/BY>

Assembly		Name	Hex	Octal
notation			code	code
BY	SETBI	byte set bit	OFE81H	176200B
H	SETBI	halfword set bit		176201B
W	SETBI	word set bit		176202B

Operation: 1 -> bit <bit No.> of <operand>

Description:

The specified bit of a BY, H, or W <operand> is set. A <bit No.> greater than or equal to the number of bits of the data type or a negative <bit No.> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: All cleared

Example:

Set bit FAILURE in word argument EXCEPTIONS on the alternative domain

W SETBI ALT(IND(B.EXCEPTIONS)), FAILURE

10.31 Get bit field

Format: tn GETBF coperand/r/t>,<bit No./r/BY>,<field</pre> size/r/BY>

Assembly		Name	Hex	Octal
notation			code	code
BYn	GETBF	byte get bit field	OFDE4H+(n-1)	176740B+(n-1)
Hn	GETBF	halfword get bit field		176744B+(n-1)
Wn	GETBF	word get bit field		176750B+(n-1)

Operation: specified bit field -> Rn

Description:

Bit 0 to <field size> - 1 of the specified register is loaded with the specified bit field. In the <operand>, the bit field is composed of the <bit No.> bit and as many higher numbered bits as necessary to obtain a field size of <field size> bits. (See the section on data types in memory for an explanation of bit numbers within data types.) The <operand> may have BY, H, or W as the data type. <bit No.> and <field size> are interpreted as signed byte integers.

An illegal operand value trap condition is caused if <bit No.> is negative, if <field size> is zero or negative, or if <bit No.> or <bit No.> + <field size> is greater than the number of bits in the data type.

The upper bits of the register are zero filled.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits:

bit field = 0 \rightarrow Z bit field.leftmost bit \rightarrow S

Example:

Load R2 with a field consisting of bits 11 to 18 of the word variable 16 bytes away from the current R register

W2 GETBF R.16, 11, 8

10.32 Put bit field

Format:	tn	PUTBF	<pre><operand t="" w="">,<bit by="" no="" r="">,<field< pre=""></field<></bit></operand></pre>
size/r/BY>			

Assembly		Name	Hex	Octal
notation			code	code
BYn	PUTBF	byte put bit fie	field OFDFOH+(1	n-1) 176754B+(n-1)
Hn	PUTBF	halfword put bit		n-1) 176760B+(n-1)
Wn	PUTBF	word put bit fie		n-1) 176764B+(n-1)

Operation: Rn -> specified bit field

Description:

The contents of bit 0 to \langle field size \rangle - 1 of the specified register are stored in the specified bit field of the operand. In the \langle operand \rangle , the bit field is composed of the \langle bit No. \rangle bit and as many higher numbered bits as necessary to obtain a field size of \langle field size \rangle bits. (See the section on data types in memory for an explanation of bit numbers within data types.) The \langle operand \rangle may have BY, H, or W as the data type. \langle bit No. \rangle and \langle field size \rangle are interpreted as signed byte integers.

An illegal operand value trap condition is caused if

bit No.> is negative, if <field size> is zero or negative, or if

bit No.> or

bit No.> + <field size> is greater than the number of bits in the data type.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits:

bit field = 0 -> Z
bit field.leftmost bit -> S

Example:

Put the 8 lower bits of R2 into the the record variable FLAGSET from bit ERRFLAGS and up

W2 PUTBF R.FLAGSET, ERRFLAGS, 8

156

10.33 Floating point remainder

For	nat:	tn REM $\langle x/r/t \rangle, \langle y/r/t \rangle, \langle q/w/t \rangle$				
	embly ation	Name	Hex code	Octal code		
Fn Dn	REM REM	float divide with remainder double float divide with remainder		177130B+(n-1) 177134B+(n-1)		

Operation:

remainder of $\langle x \rangle / \langle y \rangle$ in float format \rightarrow Rn integer part of $\langle x \rangle / \langle y \rangle$ in float format $\rightarrow \langle q \rangle$

Description:

The value of the $\langle x \rangle$ operand is divided by the value of the $\langle y \rangle$ operand and the integer part of the quotient in float format stored in $\langle q \rangle$. The remainder of the quotient in float format is loaded into the specified register.

Trap	conditions:	Addressing	traps,	Floating	Overflow,	Floating
		Underflow,	Divide	by Zero		

Data status bits:

remainder = 0 \rightarrow Z remainder.signbit \rightarrow S floating underflow \rightarrow FU floating overflow \rightarrow FO $\langle y \rangle = 0$ \rightarrow DZ

Example:

Divide record variables EXPENSES with AMOUNT giving UNITCOST and a remainder in $\ensuremath{\mathsf{F2}}$

F2 REM R.EXPENSES, R.AMOUNT, R.UNITCOST

10.34 Integer part

Format:		tn INT $\langle x/r/t \rangle$		
Assembly		Name	Hex	Octal
notation			code	code
Fn	INT	float integer part		177140B+(n-1)
Dn	INT	double float integer part		177144B+(n-1)

Operation: truncated integer part of $\langle x \rangle$ in float format $- \rangle$ Rn

Description:

The truncated integer part of the $\langle x \rangle$ operand is calculated and loaded into the specified floating register in float format. No rounding is performed.

Trap conditions: Addressing traps

Data status bits:

result = 0 -> Z
result.signbit -> S

Example:

Load F4 with the integer part of EXACT

F4 INT EXACT

10.35 Integer part with rounding

Format:		tn INTR $\langle x/r/t \rangle$		
Assembly notation		Name	Hex code	Octal code
Fn	INTR	float integer part with rounding	OFE68H+(n-1)	177150B+(n-1)
Dn	INTR	double float integer part with rounding	OFE6CH+(n-1)	177154B+(n-1)

Operation: rounded integer part of $\langle x \rangle$ in float format \rightarrow Rn

Description:

The rounded integer part of the $\langle x \rangle$ operand is calculated and l

10.36 AMODB - Integer modulo ('87 extension)

Format: tn AMODB <opernad1/r/t>,<operand2/r/t>

Assembly notation			Name	Hex code	Octal code
	AMODB AMODB AMODB	:	byte integer modulo halfword integer modulo word integer modulo	FFBCH FFCOH FFC4H	177674B+n-1 177700B+n-1 177704B+n-1

Operation:

<operand1> - (<operand1> div <operand2>) * <operand2> -> Res
if
 res = 0 then 0 -> result
elseif
 sign(res) >< sign(<operand2>) then res+<operand2> -> result
else
 res -> result
endif

Description:

The specified register is loaded corresponding to the SIMULA IMOD definition. The function applies to integer operands only.

Trap Condition: Divide by zero

Data Status Bits: result = 0 -> Z result.signbit -> S

10.37 ENTIER - SIMULA Entier function ('87 extension)

Assembly	Name	Hex	Octal
notation		code	code
F ENTIER	float entier	FDC7H	1767 07в
D ENTIER	double float entier	FDC8H	17671 0в

Format: t ENTIER <source/r/t1>,<destination/w/w>

Operation:

if int(source) > source then
 int(source) - 1 -> destination
else
 int(source) -> destination
endif

Description:

The function calculates the integer part of the source in accordance to the SIMULA Entier definition and stores it as a 32 bit integer in the destination.

Data Status Bits:

result = 0	-> 2	Z
<result>.signbit</result>	-> :	S
integer overflow	-> (О

.

11 ARITHMETICAL INSTRUCTIONS

11.1 <u>Add</u>

Format: $tn + \langle addend/r/t \rangle$

Assembly	Name	Hex	Octal
notation		code	code
BYn +	byte add	OFC34H+(n-1)	176064B+(n-1)
Hn +	halfword add	OFC38H+(n-1)	176070B+(n-1)
Wn +	word add	O54H+(n-1)	124B+(n-1)
Fn +	floating add	O58H+(n-1)	130B+(n-1)
Dn +	double float add	O5CH+(n-1)	134B+(n-1)

Operation: Rn + <addend> -> Rn

Description:

The $\langle addend \rangle$ operand is added to the contents of the specified register. The carry bit is set if a carry occurs from the sign bit position of the adder, otherwise it is reset. For overflow, see the section on arithmetical traps.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

Data status bits:

sum.signbit	-> S
sum = 0	-> Z
0	-> 0 (float)
overflow	-> 0
carry from most significant bit	\rightarrow C (integer)
floating underflow	-> FU
floating overflow	-> FO

Example:

Add byte argument FIFTHARG to R3

BY3 + IND(B.FIFTHARG)

11.2 Subtract

Assembly	Name	Hex	Octal
notation		code	code
BYn -	byte subtract	OFC3CH+(n-1)	176074B+(n-1)
Hn -	halfword subtract	OFC4OH+(n-1)	176100B+(n-1)
Wn -	word subtract	O6OH+(n-1)	140B+(n-1)
Fn -	float subtract	O64H+(n-1)	144B+(n-1)
Dn -	double float subtract	O68H+(n-1)	150B+(n-1)

Operation: Rn - <subtrahend> -> Rn

Description:

The <subtrahend> operand is subtracted from the contents of the specified register. The same rules as for ADD apply for the setting of the carry bit. For overflow, see section on arithmetical traps.

Trap	conditions:	Addressing	traps,	Integer	Overflow,	Floating
		Overflow,	Floating	Underf	Low	

Data status bits:

difference = 0	-1	Z	
difference.signbit	-3	S S	
overflow	- 1	0	
carry from the most significant	bit -	> C	(integer)
floating underflow	-	> FU	
floating overflow	-	> FO	

Example:

Subtract the contents of register F1 from the contents of register F4

F4 - F1

11.3 Multiply

Format: tn * (multiplier/r/t)

Assembly	Name	Hex	Octal
notation		code	code
BYn *	byte multiply	OFC44H+(n-1)	176104B+(n-1)
Hn *	halfword multiply	OFC48H+(n-1)	176110B+(n-1)
Wn *	word multiply	O6CH+(n-1)	154B+(n-1)
Fn *	floating multiply	O7OH+(n-1)	160B+(n-1)
Dn *	double float multiply	O74H+(n-1)	164B+(n-1)

Operation: Rn * <multiplier> -> Rn

Description:

The <multiplier> operand is multiplied by the contents of the specified register and the product is stored in this register. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half.

Trap	conditions:	Addressing	traps,	Integer	Overflow,	Floating
		Overflow,	Floating	g Underf	Low	

Data status bits:

product = 0	->	Z
product.signbit	->	S
overflow	->	0
floating underflow	->	FU
floating overflow	->	FO

Example:

Multiply halfword register R2 by 5

H2 * 5

11.4 Divide

Format:	tn / <divisor r="" t=""></divisor>	tn / <divisor r="" t=""></divisor>			
Assembly	Name	Hex	Octal		
notation		code	code		
BYn /	byte divide	OFC4CH+(n-1)	176114B+(n-1)		
Hn /	halfword divide	OFC5OH+(n-1)	176120B+(n-1)		
Wn /	word divide	O78H+(n-1)	170B+(n-1)		
Fn /	float divide	O7CH+(n-1)	174B+(n-1)		
Dn /	double float divide	OE8H+(n-1)	350B+(n-1)		

Operation: Rn / <divisor> -> Rn

Description:

The contents of the specified register are divided by the <divisor> operand. The quotient is left in the same register. In integer division the remainder (unless it is zero) has the same sign as the register contents, i.e. the quotient is truncated towards 0. Integer overflow occurs if and only if the largest possible negative integer is divided by -1.

Trap	conditions:	Addressing	traps,	Integer	Overf:	low,	Floating
		Overflow,	Floating	g Underf]	Low,	Divide	e by Zero

Data status bits:

quotient = 0	->	Ζ
quotient.signbit	->	S
overflow	->	0
floating underflow	->	FU
floating overflow	->	FO
divisor = 0	->	DZ

Example:

Divide float register A3 by the R4th element of argument ARR

F3 / IND(B.ARR)(R4)

11.5 Add two operands

Format: t ADD2 $\langle a/rw/t \rangle, \langle b/r/t \rangle$

Assembly	Name	Hex	Octal
notation		code	code
BY ADD2 H ADD2 W ADD2 F ADD2 D ADD2	byte add two operands halfword add two operands word add two operands float add two operands double float add two operands	ОFC54н 053н 0FC56н	

Operation: $\langle a \rangle + \langle b \rangle - \rangle \langle a \rangle$

Description:

The $\langle b \rangle$ operand is added to the $\langle a \rangle$ operand and the result is put in the $\langle a \rangle$ operand. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap	conditions:	Addressing	traps,	Integer Overflow,	Floating
		Overflow,	Floating	g Underflow	U

Data status bits:

result = 0	->	Ζ	
result.signbit	->	S	
overflow	->	0	
carry from most significant bit	->	С	(integer)
floating underflow	->	FU	
floating overflow	->	FO	

Example:

Add float argument X2 to argument X1

F ADD2 IND(B.X1), IND(B.X2)

11.6 Subtract two operands

Format: t SUB2 $\langle a/rw/t \rangle, \langle b/r/t \rangle$

	embly ation	Name	Hex code	Octal code
W S F S	SUB2 SUB2 SUB2 SUB2 SUB2 SUB2	byte subtract two operands halfword subtract two operands word subtract two operands float subtract two operands double float subtract two operands	0FC58H 0FC59H 0E0H 0FC5BH 0FC5CH	176130B 176131B 340B 176133B 176133B

Operation: $\langle a \rangle - \langle b \rangle - \rangle \langle a \rangle$

Description:

The $\langle b \rangle$ operand is subtracted from the $\langle a \rangle$ operand and the result is put in the $\langle a \rangle$ operand. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

Data status bits:

difference = 0	->	Z	
difference.signbit	->	S	
overflow	->	0	
carry from most significant bi	it ->	С	(integer)
floating underflow	->	FU	
floating overflow	->	FO	

Example:

Subtract 4 from the R3rd element of the byte array whose descriptor is the global VALUES

BY SUB2 DESC(VALUES) (R3), 4

11.7 Multiply two operands

Assembly	Name	Hex	Octal
notation		code	code
BY MUL2 H MUL2 W MUL2 F MUL2 D MUL2	byte multiply two operands halfword multiply two operands word multiply two operands float multiply two operands double float multiply two operands		176136B

Format: t MUL2 $\langle a/r/t \rangle, \langle b/r/t \rangle, \langle c/w/t \rangle$

Operation: $\langle a \rangle * \langle b \rangle - \rangle \langle a \rangle$

Description:

The $\langle a \rangle$ operand is multiplied by the $\langle b \rangle$ operand and the product is stored in the $\langle a \rangle$ operand. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

Data status bits:

Example:

Multiply the argument double float PROD on the alternative domain with the contents of $\mathsf{D4}$

D MUL2 ALT(B.PROD), D4

Format: t SUB3 ,<b r="" t="">,<c t="" w=""></c>						
Assembly notation	Hex code	Octal code				
BY SUB3 H SUB3 W SUB3 F SUB3 D SUB3	byte subtract three operands halfword subtract three operands word subtract three operands float subtract three operands double float subtract three operands	OFC6CH OFC6DH OFC6EH OFC6FH OFC7OH	176154B 176155B 176156B 176157B 176160B			
Operation:	<a> - -> <c></c>					
Description: The operand is subtracted from the <a> operand and the result is stored in the <c> operand. The operands are assumed to have the same data type (see section 7.3 on page 75). Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow</c>						
Data status bits:						
difference = 0-> Zdifference.signbit-> Soverflow-> 0carry from most significant bit -> C (integer)floating underflow-> FUfloating overflow-> FO						

11.10 Subtract three operands

Example:

Store the difference between byte arguments X1 and X2 in local variable $\ensuremath{\mathsf{DIFF}}$

B SUB3 IND(B.X1), IND(B.X2), B.DIFF

Norsk Data ND-05.009.03 EN

ND-500 Reference Manual ARITHMETICAL INSTRUCTIONS

11.9 Add three operands

Assembly		Name	Hex	Octal	
notation			code	code	
BY H W F D	ADD3 ADD3 ADD3 ADD3 ADD3 ADD3	byte add three operands halfword add three operands word add three operands float add three operands double float add three operands	OFC68H OFC69H OFC6AH	176147B 176150B 176151B 176152B 176153B	

Format: t ADD3 <a/r/t>,<b/r/t>,<c/w/t>

Operation: $\langle a \rangle + \langle b \rangle - \rangle \langle c \rangle$

Description:

The $\langle a \rangle$ operand is added to the $\langle b \rangle$ operand and the result is stored in the $\langle c \rangle$ operand. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap	conditions:	Addressing	traps,	Integer	Overflow,	Floating
		Overflow,	Floating	Underf.	low	

Data status bits:

sum = 0	->	Z	
sum.signbit	->	S	
overflow	->	0	
carry from most significant bit	->	С	(integer)
floating underflow	->	FU	
floating overflow	->	FO	

Example:

Add R1 and R2 and leave the result in R3

W ADD3 R1,R2,R3

11.8 Divide two operands

Format: t DIV2 <a/rw/t>,<b/r/t>

	sembly tation	Name	Hex code	Octal code	
BY H W F D	DIV2 DIV2 DIV2 DIV2 DIV2 DIV2	byte divide two operands halfword divide two operands word divide two operands float divide two operands double float divide two operands	ОFC63н ОFC64н ОFC65н	176142B 176143B 176144B 176145B 176145B 176146B	

Operation: $\langle a \rangle / \langle b \rangle \rightarrow \langle a \rangle$

Description:

The $\langle a \rangle$ operand is divided by the $\langle b \rangle$ operand and the quotient is stored in the $\langle a \rangle$ operand. In integer division the remainder (unless it is zero) has the same sign as the $\langle a \rangle$ operand, i.e. the quotient is truncated towards zero. Integer overflow occurs if and only if the largest possible negative integer is divided by -1.

Trap	conditions:	Addressing	traps,	Integer	Overf	low,	Floa	ating
		Overflow,	Floating	g Underfl	Low,	Divide	e by	Zero

Data status bits:

quotient = 0	->	Z
quotient.signbit	->	S
overflow	->	0
floating underflow	->	FU
floating overflow	->	FO
$\langle b \rangle = 0$	->	DZ

Example:

Divide the local float variable KVOT by the R1st element of the array on the alternative domain described by local descriptor LIST

F DIV2 B.KVOT, ALT(DESC(B.LIST)(R1))

11.11 Multiply three operands

Assembly	Name	Hex	Octal
notation		code	code
BY MUL3	byte multiply three operands	ОFC71H	176161B
H MUL3	halfword multiply three operands	ОFC72H	176162B
W MUL3	word multiply three operands	ОFC73H	176163B
F MUL3	float multiply three operands	ОFC74H	176164B
D MUL3	double float multiply three operands	ОFC75H	176165B

Format: t MUL3 $\langle a/r/t \rangle, \langle b/r/t \rangle rw/t \rangle, \langle b/r/t \rangle$

Operation: $\langle a \rangle * \langle b \rangle - \rangle \langle c \rangle$

Description:

The $\langle a \rangle$ operand is multiplied by the $\langle b \rangle$ operand and the product is stored in the $\langle c \rangle$ operand. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap	conditions:	Addressing	traps,	Integer	Overflow,	Floating
		Overflow,	Floating	g Underfl	Low	

Data status bits:

product = 0	->	Z
product.signbit	->	S
overflow	->	0
floating underflow	->	FU
floating overflow	->	FO

Example:

Store the product of the second and third element of the word array pointed to by R2 in the first element of the word array pointed to by R2 $\,$

W MUL3 R2.2, R2.3, R2.1

Assembly notation	Name	Hex code	Octal code
BY DIV3	byte divide three operands	OFC76H	176166F
H DIV3	halfword divide three operands	OFC77H	1761671
W DIV3	word divide three operands	ofc78h	176170
F DIV3	float divide three operands	OFC79H	176171
D DIV3	double float divide three operands	OFC7AH	176172

11.12 Divide three operands

Format: t DIV3 $\langle a/r/t \rangle, \langle b/r/t \rangle, \langle c/w/t \rangle$

Operation: $\langle a \rangle / \langle b \rangle \rightarrow \langle c \rangle$

Description:

The <a> operand is divided by the operand and the quotient is stored in the <c> operand. In integer division the remainder (unless it is zero) has the same sign as the <a> operand, i.e. the quotient is truncated towards zero. Integer overflow occurs if and only if the largest possible negative integer is divided by -1. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow, Divide by Zero

Data status bits:

quotient> = 0	->	Ζ
quotient>.signbit	->	S
overflow	->	0
floating underflow	->	FU
floating overflow	->	FO
$\langle b \rangle = 0$	->	DZ

Example:

Divide the float value whose address is in PTR by the contents of F1, and store the quotient in record variable Q (record base in R)

F DIV3 IND(PTR), F1, R.Q

11.13 Multiply with overflow to register

Format:	tn MUL4 ,<b r="" t="">,<	c/w/t>	
Assembly	Name	Hex	Octal
notation		code	code
BYn MUL4	byte multiply w/overflow	OFC2OH+(n-1)	176040B+(n-1)
Hn MUL4	halfword multiply w/overflow	OFC24H+(n-1)	176044B+(n-1)
Wn MUL4	word multiply w/overflow	OFC28H+(n-1)	176050B+(n-1)
Operation:	<a> * -> <c> overflow part -> Rn</c>		

Description:

The <a> operand is multiplied by the operand. The product is stored in the <c> operand. The upper half of the double length result is stored in the specified register. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow

Data status bits:

lower part of double length result = 0 \rightarrow Z lower part of double length result.signbit \rightarrow S overflow \rightarrow 0

Example:

Multiply word arguments M and N and store product in local TEMP and the overflow in $\ensuremath{\mathbb{R}} 1$

W1 MUL4 IND(B.M), IND(B.N), B.TEMP

11.1 ^L	Divide	with	remainder	to	register	(modulo))
			- Omdernaor	~~	- 08-0 00-	(modaro)	

Forma	t:	tn	DIV4	,<b r="" t="">,<		
Assem notat	•	Name			Hex code	Octal code
BYn Hn Wn	DIV4 DIV4 DIV4	half	word d	e w/remainder ivide w/remainder e w/remainder	OFC2CH+(n-1) OFC3OH+(n-1) OFC7CH+(n-1)	176054B+(n-1) 176060B+(n-1) 176174B+(n-1)

Operation:

<a> / -> <c> remainder -> Rn

Description:

The <a> operand is divided by the operand and the quotient is stored in the <c> operand. The remainder is stored in the specified register.

Note that the register content is in compliance with ADA and SIMULA remainder. Separate testing must be done to obtain status. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Divide by Zero

Data status bits:

quotient = 0	->	Z
quotient.signbit	->	S
overflow	->	0
$\langle b \rangle = 0$	->	DZ

Example:

Divide record variable BYTECOUNT by 4 and store the quotient in record variable WORDCOUNT put the remainder in R2 $\,$

BY2 DIV4 R.BYTECOUNT, 4, WORDCOUNT

178

11.15 Unsigned multiply with overflow to register

Forma	at:	Wn UMU	L ,<b r="" t="">	>, <c t="" w=""></c>	
Assem notat	•	Name		Hex code	Octal code
Wn	UMUL	word uns	igned multiply	0FC80H+(n−1)	176200B+(n-1)

Operation:

word unsigned multiplication
<a> * -> <c>
overflow part -> Rn

Description:

The operands are treated as unsigned. The <a> operand is multiplied by the operand and the product is stored in the <c> operand. The upper half of the double length result is stored in the specified register. Byte and halfword integer constants are sign extended and the result of the sign extension is treated unsigned. Integer overflow occurs when the upper part is different from zero.

Trap conditions: Addressing traps, Integer Overflow

Data status bits:

product = 0 \rightarrow Z product.signbit \rightarrow S overflow \rightarrow 0

Example:

Multiply local variable LEASTX by local LEASTY storing the result in R2 with the upper half of the result in R1 $\,$

W1 UMUL B.LEASTX, B.LEASTY, R2

11.16 Unsigned divide

Wn UDIV $\langle a/r/t \rangle, \langle b/r/t \rangle, \langle c/w/t \rangle$ Format:

word unsigned divide

Assembly		Hex	Octal
notation Name		code	code
Wn UDIV	word unsigned divide	OFE48H+(n-1)	177110B+(n-1)

Operation:

word unsigned division $\langle a \rangle / \langle b \rangle \rightarrow \langle c \rangle$ remainder -> Rn

Description:

The operands are treated as unsigned. The <a> operand is divided by the operand and the quotient is stored in the <c> operand. The remainder is stored in the specified register. Byte and halfword integer constants are sign extended and the result of the sign extension is treated as unsigned.

Trap conditions: Addressing traps, Divide by Zero

Data status bits:

quotient = 0 \rightarrow Z quotient.signbit -> S $\langle b \rangle = 0$ -> DZ

Example:

Divide the arguments LONG and FACT on the alternative domain (LONG/FACT) and leave the quotient in the address on the alternative domain contained in RES, and put the remainder in R3

W3 UDIV ALT(B.LONG), ALT(B.FACT), ALT(IND(RES))

180

Format:	Wn ADDC <addend r="" t=""></addend>			
Assembly notation	Name	Hex code	Octal code	
Wn ADDC	word add with carry	OFE40H+(n-1)	177100B+(n-1)	

Operation: Rn + C + <addend> -> Rn

Description:

The $\langle addend \rangle$ operand, the Carry bit in the status register (treated as 0 or 1) and the contents of the specified register are added and the result is stored in the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Addressing traps, Integer Overflow

Data status bits:

sum = 0	->	Z
sum.signbit	->	S
integer overflow	->	0
carry from most significant bit	->	С

Example:

Add variable MOST to R2 with carry

W2 ADDC MOST

11.18 Subtract with carry

Form	at:	Wn	SUBC	$\langle subtrahend/r/t \rangle$		
	embly ation	Name			Hex code	Octal code
Wn	SUBC	word	subtr	act with carry	OFE44H+(n−1)	177104B+(n-1)

Operation: $Rn + C - \langle subtrahend \rangle -1 - \rangle Rn$

Description:

The Carry bit in the status register (treated as 0 or 1) and the one's complement of <subtrahend> are added to the contents of the specified register. The result is then stored in the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Addressing traps, Integer Overflow

Data status bits:

result = 0 -> Z result.signbit -> S carry -> C integer overflow -> 0

Example:

Subtract 400 hexadecimal from W2 with carry

W2 SUBC 0400H


11.19 Multiply and add

Format	t:	tn	MULAD	$\langle x/r/t \rangle$,	<y r="" t=""></y>		
Assemt notati	-	Name				Hex code	Octal code
Hn M Wn M Fn M	MULAD MULAD MULAD MULAD MULAD	halfwo word n float	ord mul nultipl multip	y and add tiply and y and add ly and ad multiply	ladd 1 Id	OFCE8H+(n-1) OFCECH+(n-1) OA8H+(n-1) OFCFOH+(n-1) I OFCF4H+(n-1)	176350B+(n-1) 176354B+(n-1) 250B+(n-1) 176360B+(n-1) 176364B+(n-1)
Opera	tion:	Rn *	<x> +</x>	<y> -> Rr</y>	ı		
Descr	iption:						
opera	ontents nd, the the reg	≺у≻ о	e speci perand	fied regi is added	ister is to the p	multiplied by product and the	the <x> result loaded</x>
Trap	Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow						
Data	status	bits:					
re ca ov fl	esult = esult.si erry fro verflow .oating .oating	gnbit m most underf	low	`icant bi	-> Z -> S -> C -> C -> O -> FU -> FO	(integer)	
Example:							
	Multiply halfword register R2 by 60, forcing byte constant, and add MINUTES						
Н	12 MULAD	60:B,	MINUTE	S			

Norsk Data ND-05.009.03 EN

11.20 Sum of products

Format:	tn PSUM <x r="" t="">,</x>	(y/r/t)			
Assembly notation	Name		Hex code	Octal code	
BYn PSUM Hn PSUM Wn PSUM Fn PSUM Dn PSUM	byte add and multiply halfword add and mul- word add and multiply float add and multiply double float add and	tiply y ly	OFCF8H+(n-1) OFCFCH+(n-1) OFDOOH+(n-1) OFD04H+(n-1) OFD08H+(n-1)	176370B+(n-1) 176374B+(n-1) 176400B+(n-1) 176404B+(n-1) 176410B+(n-1)	
Operation:	<x> * <y> + Rn -> R</y></x>	n			
Description:					
	and is multiplied by contents of the spec			product is	
Trap condit	ions: Addressing trap Overflow, Flo			Floating	
Data status	bits:				
result = 0 -> Z result.signbit -> S carry from most significant bit -> C (integer) overflow -> 0 floating underflow -> FU floating overflow -> FO					
Example:					
Add local floats UNITCOST times UNITS to F4					
F4 PSUM	B.UNITCOST, B.UNITS				



12 MATHEMATICAL FUNCTIONS

12.1 A to the I'th power

Assembly	Name	Hex	Octal
notation		code	code
Fn AXI Dn AXI	float A to the I'th power double float A to the I'th power		176300B+(n-1) 176304B+(n-1)

Operation: <a>**<i> -> Rn

Description:

The value of the <a> operand is raised to the power of the <i> operand. The result is loaded into the specified float or double float register. The <a> operand can be float or double float. The <i> operand is word integer. A negative value of <i> and the value of <a> equal to zero causes an illegal operand value trap condition and the result is set to the largest possible floating point number (approximately 5.8E+76). When <i> is zero, the result is one.

Trap conditions: Addressing traps, Floating Overflow, Floating Underflow, Illegal Operand Value

Data status bits:

result = 0 -> Z result.signbit -> S floating underflow -> FU floating overflow -> FO

Example:

Load 2.0 to the STATE'th power into F3

F3 AXI 2.0, STATE

12.2 I to the J'th power

Forma	at:	tn IXI <i< th=""><th>/r/t>,<j r="" t=""></j></th><th></th><th></th></i<>	/r/t>, <j r="" t=""></j>		
Asser notat	U	Name		Hex code	Octal code
BYn Hn Wn	IXI IXI IXI	halfword I t	e J'th power to the J'th power e J'th power		176310B+(n-1) 176314B+(n-1) 176320B+(n-1)

Operation: $\langle i \rangle^{**} \langle j \rangle \rightarrow$ datatype dependent part of register

Description:

The value of the $\langle i \rangle$ operand is raised to the power of the $\langle j \rangle$ operand. The result is loaded into the specified register. When the data type is BY or H, the result is loaded into the lower part of the specified register. A negative value of $\langle j \rangle$ and a value of $\langle i \rangle$ different from 1 or -1 will give zero. A negative value of $\langle j \rangle$ and a value of $\langle j$

When an overflow occurs, the specified register will be loaded with the least significant part of the result from the calculation. The rest of the result is lost, while the status register flags an overflow.

Trap conditions: Addressing traps, Illegal Operand Value, Integer Overflow

Data status bits:

result = 0 -> Z result.signbit -> S overflow -> 0

Example:

Load the byte register R1 with the cube of argument SIDE

BY1 IXI IND(B.SIDE), 3

12.3 Polynomial

For	mat:	<pre>tn POLY <x r="" t="">,<m by="" s="">,</m></x></pre>				
Assembly		Name	Hex	Octal		
notation			code	code		
Fn	POLY	floating polynom) 176340B+(n-1)		
Dn	POLY	double float pol) 176344B+(n-1)		

Operation:

Description:

This instruction calculates a polynomial of degree $\langle m \rangle$. The result is loaded into the specified float or double float register. The instruction requires $\langle m \rangle$ +1 coefficients. $\langle m \rangle$ must always be a positive constant less than 256, otherwise an illegal operand specifier trap condition occurs.

If floating overflow or underflow occurs, the trap will not have any effect until the instruction has completed execution, even if the trap condition occurred at an intermediate step. The Z and S bits reflect the final result.

Trap conditions: Addressing traps, Floating Overflow, Floating Underflow, Illegal Operand Specifier

Data status bits:

result = 0 -> Z result.signbit -> S floating underflow -> FU floating overflow -> FO

Example:

Calculate the expression A * X**2 + B * X + C and leave the result in F3. A, B and C are constants

F3 POLY X, 2, A, B, C

12.4 Square root

For	mat:	tn	SQRT	<argument r="" t=""></argument>		
	embly ation	Name			Hex code	Octal code
Fn Dn	SQRT SQRT		-	re root at square root		176324B+(n-1) 176330B+(n-1)

Operation: sqrt(<argument>) -> Rn

Description:

The square root of the argument is calculated and the result is loaded into the specified float or double float register. A negative argument is illegal and will give a result of zero and cause an invalid operation trap condition.

Trap conditions: Addressing traps, InValid Operation

Data status bits: result = 0 -> Z

Example:

Load double float register D1 with the square root of AREA

D1 SQRT AREA

12.5 Sine

For	mat:	tn S	SIN	<argument r="" t=""></argument>		
	embly ation	Name			Hex code	Octal code
Fn Dn	SIN SIN	float double		e Dat sine		177530B+(n-1) 177604B+(n-1)

Operation: sine(<argument>) -> Rn

Description:

The trigonometric sine of <argument> is loaded into the specified float or double float register. The maximum absolute value of <argument> is 65536.0 radians; a larger value will cause an invalid operation trap condition and the specified register will be set to zero.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = 0 \rightarrow Z result.signbit \rightarrow S

Example:

Calculate the sine of 2 radians and load into F2

F2 SIN 2.0

12.6 Arc sine

Format:	tn	ASIN	<pre><argument r="" t=""></argument></pre>
---------	----	------	--

Assembly		Name	Hex	Octal	
notation			code	code	
Fn	ASIN	float arcsine		177534B+(n-1)	
Dn	ASIN	double float arcsine		177610B+(n-1)	

Operation: arcsine(<argument>) -> Rn

Description:

The trigonometric arcsine of <argument> is loaded into the specified float or double float register. The result value gives the angle in radians, in the range -pi/2 to pi/2. <argument> should be in the range -1 to +1, otherwise an invalid operation trap condition will occur and the specified register will be set to zero.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = 0 \rightarrow Z result.signbit \rightarrow S

Example:

Replace the number in F2 with its arcsine

F2 ASIN F2

12.7 Cosine

For	mat:	tn COS	<argument r="" t=""></argument>		
	embly ation	Name		Hex code	Octal code
Fn Dn	COS COS	float cos double fl	sine Loat cosine		177540B+(n-1) 177614B+(n-1)

Operation: cosine(<argument>) -> Rn

Description:

The trigonometric cosine of <argument> is loaded into the specified float or double float register. The maximum absolute value of <argument> is 65536.0 radians; a larger value will cause an invalid operation trap condition and the specified register will be set to zero.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = 0 -> Z
result.signbit -> S

Example:

Calculate the cosine of double-precision ANGLE and load into D2

D2 COS ANGLE

12.8 Arc cosine

For	mat:	tn ACOS	<argument r="" t=""></argument>		
Assembly notation		Name		Hex code	Octal code
Fn Dn	ACOS ACOS	float arc double fl	cosine oat arc cosine	. ,	177544B+(n-1) 177620B+(n-1)

Operation: arccosine(<argument>) -> Rn

Description:

The trigonometric arccosine of <argument> is loaded into the specified float or double float register. The result value gives the angle in radians in the range 0 to pi. < argument> should be in the range -1 to +1, otherwise an invalid operation trap condition will occur and the specified register is set to zero.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = 0 \rightarrow Z result.signbit \rightarrow S

Example:

Load into F4 the arc cosine of the field F00 in the record pointed to by the R register $% \left({{{\mathbf{F}}_{\mathbf{F}}}^{T}} \right)$

F4 ACOS R.FOO

12.9 Tangent

For	mat:	tn	TAN	$\operatorname{argument}/r/t$		
	embly ation	Name			Hex code	Octal code
Fn Dn	TAN TAN	float doub]		gent oat tangent		177550B+(n-1) 177624B+(n-1)

Operation: tangent(<argument>) -> Rn

Description:

The trigonometric tangent of <argument> is loaded into the specified float or double float register. The maximum absolute value of <argument> is 65536.0 radians; a larger value will cause an invalid operation trap condition and the specified register is set to zero.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = 0 -> Z
result.signbit -> S

Example:

Calculate the tangent of argument SPREAD and load into F4

F4 TAN SPREAD

12.10 Arc tangent

For	nat:	tn ATAN	<pre><argument r="" t=""></argument></pre>		
	embly ation	Name		Hex code	Octal code
Fn Dn	ATAN ATAN	float arc double fl	: tangent .oat arc tangent		177554B+(n-1) 177630B+(n-1)

Operation: arctangent(<argument>) -> Rn

Description:

The trigonometric arctangent of $\langle argument \rangle$ is loaded into the specified float or double float register. The result value gives the angle in radians in the range -pi/2 to pi/2.

Trap conditions: Addressing traps

Data status bits:

result = 0 -> Z
result.signbit -> S

Example:

Load into F4 the arctangent of RAY

F4 ATAN RAY

12.11 Arc tangent two argument

Format:		tn ATAN2	<num r="" t="">, <der< th=""><th>n/r/t></th><th></th></der<></num>	n/r/t>	
Assembly notation		Name	·,	Hex code	Octal code
Fn Dn	ATAN2 ATAN2	float arcta double floa	ngent2 t arctangent2		177560B+(n-1) 177634B+(n-1)

Operation: arctangent(<num>/<den>) -> Rn

Description:

The trigonometric arctangent of $\langle num \rangle / \langle den \rangle$ is loaded into the specified float or double float register. The result value gives the angle in radians in the correct quadrant in the range -pi to pi. A zero value of both $\langle num \rangle$ and $\langle den \rangle$ will cause an invalid operation trap condition and the specified register will be set to zero.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = 0 \rightarrow Z result.signbit \rightarrow S

Example:

Load into D3 the arctangent of WIDTH divided by DIST

D3 ATAN2 WIDTH, DIST

12.12 Exponential

For	nat:	tn	EXP	<argument r="" t=""></argument>		
	embly ation	Name			Hex code	Octal code
Fn Dn	EXP EXP		-	onential oat exponential		177564B+(n-1) 177640B+(n-1)

Operation: e ****** <argument> -> Rn

Description:

The exponential of <argument> is loaded into the specified float or double float register. (e = 2.718281828459045...)

The maximum value of <argument> is 255*ln(2) (approximately 176.75). A larger argument will cause an invalid operation trap and the specified register will be set to the largest possible floating point number (approximately 5.8E+76). An <argument> value less than -255*ln(2) will give a result value of zero.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = $0 \rightarrow Z$ $0 \rightarrow S$

Example:

Load the antilogarithm of NATLOG into D1

D1 EXP NATLOG

Format:		tn ALOG <argument r="" t=""></argument>				
	embly ation	Name		Hex code	Octal code	
Fn Dn	ALOG ALOG		ral logarithm at nat. logarithm		177570B+(n-1) 177644B+(n-1)	

Operation: ln(<argument>) -> Rn

Description:

The natural logarithm (base e = 2.718281828459045...) of (argument) is loaded into the specified float or double float register. (argument) should be positive; zero or negative values cause an invalid operation trap condition and a result of -5.8*10**76.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

Example:

Load the natural logarithm of the R1th element of global array COEFF into D1

D1 ALOG COEFF(R1)

12.14 Binary logarithm

Format:	tn ALOG2 <arg< th=""><th>ument/r/t></th><th></th></arg<>	ument/r/t>	
Assembly notation	Name	Hex code	Octal code
Fn ALOG Dn ALOG		· · · · ·	-(n-1) 177574B+(n-1) -(n-1) 177650B+(n-1)

Operation: $\log_2(\langle \text{argument} \rangle) \rightarrow \text{Rn}$

Description:

The base 2 logarithm of <argument> is loaded into the specified float or double float register. <argument> should be positive; zero or negative values cause an invalid operation trap condition and a result of -5.8*10**76.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = 0 \rightarrow Z result.signbit \rightarrow S

Example:

Load the binary logarithm of local variable RANGE into F1

F1 ALOG2 B.RANGE

Format:		tn	ALOG10	<argument r="" t=""></argument>		
Assembly notation		Name			Hex code	Octal code
Fn Dn	ALOG10 ALOG10			logarithm common log.		177600B+(n-1) 177654B+(n-1)

Operation: log(<argument>) -> Rn

Description:

The base 10 logarithm of $\langle argument \rangle$ is loaded into the specified float or double float register. $\langle argument \rangle$ should be positive; zero or negative values will cause an invalid operation trap condition and a result of -5.8*10**76.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

result = 0	->	Ζ
result.signbit	->	S

Example:

Load the common logarithm of BIGNUMB into F4

F4 ALOG10 BIGNUMB

13 CONTROL INSTRUCTIONS

13.1 Unconditional relative jump

Format:	GO	< <displacement>></displacement>
---------	----	-------------------------------------

Assembly	Name	Hex	Octal
notation		code	code
GO:B	jump byte	ОСОН	300B
GO:H	jump halfword	ОС1Н	301B
GO:W	jump word	ОС2Н	302B

Operation: P + <<displacement>> -> P

Description:

Perform a jump relative to the current program counter value. GO uses a direct operand and has three formats, with a byte, halfword, or word displacement part. The displacement is signed and is found in the 1, 2 or 4 bytes following the instruction code.

Trap conditions: Addressing traps, Branch Trap

Data status bits: Unaffected

Example:

Jump to BACK (Assembler will calculate displacement)

BACK:

GO BACK

13.2 Unconditional absolute jump

Format:	JUMPG <address r="" w=""></address>		
Assembly notation	Name	Hex code	Octal code
JUMPG	jump general	ОВ4Н	264B

Operation: <address> -> P

Description:

Perform a jump to the absolute address given by the operand. JUMPG requires a general operand. The <address> operand may not be prefixed by the operand specifier prefix ALT.

If a descriptor range trap occurs, the next instruction to be executed is the one following the JUMPG instruction ("fall through").

Trap conditions: Addressing traps, Branch Trap, Illegal Operand Specifier

Data status bits: Unaffected

Example:

Jump to the R1st address in a jump table described by CASETABLE

JUMPG DESC(CASETABLE)(R1)

13.3 Conditional jump

Formats:

IF <rel> GO <<displacement>>
IF <rel> GO <bit No./r/BY>, <<displacement>>

Operation:

if <rel> then
 (P)+<<displacement>> -> P
endif

Description:

A conditional jump will cause transfer of control if and only if a specified condition is true.

The condition is specified in terms of the status bits set by instructions operating on data values. If the condition indicated by the instruction is true, the sign-extended byte or halfword <<displacement>> is added to the program counter.

Conditional jump on specified bits in the status register is possible by the second format of the instruction. In this case, the <rel> operand may be ST or -ST, and the <bit No.> operand specifies which bit in the status register to test. <bit No.> has the range 0 to 29 inclusive. Other values for <bit No.> will cause an illegal operand value trap condition; no jump is performed if <rel> is ST, the jump is performed if <rel> is -ST.

Magnitude tests are only meaningful after compare and subtract instructions, as carry is reset in load instructions. IF >>= GO and IF << GO may be used as explicit tests on carry.

Trap conditions: Addressing traps, Branch Trap, Illegal Operand Value

Data status bits: Unaffected

In the following table all conditional jump instructions are listed with operation code, assembly notation, data status test for jumping and name. They all have conditional jump as the first part of the name; alt. is an abbreviation for alternate.

Assembly notation	Condition	Name	Hex code	Octal code
IF = GO IF Z GO IF = GO:B IF = GO:H IF >< GO IF -Z GO IF >< GO:B IF >< GO:H	Z=1 Z=0	equal (alt. assembly notation) unequal (alt. assembly notation)	0С4н 0С5н 0С6н 0С7н	304в 305в 306в 307в
IF > GO IF > GO:B IF > GO:H IF < GO IF S GO IF < GO:B	S=0 and Z=0 S=1	greater signed less signed (alt. assembly notation)	ос8н ос9н осан	310B 311B 312B
IF \langle GO:H IF \rangle = GO IF $-$ S GO IF \rangle = GO:B IF \rangle = GO:H IF \langle = GO IF \langle = GO:B IF \langle = GO:H	S=0 S=1 or Z=1	greater or equal signed (alt. assembly notation) less or equal signed	OCBH OCCH OCDH OCEH OCFH	313B 314B 315B 316B 317B
IF K GO IF K GO:B IF K GO:H IF -K GO IF -K GO:B IF -K GO:H	K=1 K=0	flag set flag reset	ODOH OD1H OD2H OD3H	320B 321B 322B 323B
IF >> GO IF >> GO:B IF >> GO:H IF >>= GO IF C GO IF >>= GO:B IF >>= GO:H	C=1 and Z=0 C=1	greater magnitude greater or equal magnitude (alt. assembly notation)	од4н Од5н Од6н Од7н	324B 325B 326B 327B
IF << GO IF -C GO IF << GO:B IF << GO:H IF <<= GO IF <<= GO:B IF <<= GO:H	C=0 C=0 or Z=1	less magnitude (alt. assembly notation) less or equal magnitude	OD8H OD9H ODAH ODBH	330B 331B 332B 333B
IF ST GO IF ST GO:B IF ST GO:H IF -ST GO IF -ST GO:B IF -ST GO:H		specified bit in status register set specified bit in status register not set	ОFC7BH ОFD64H ОFD65H ОFC84H	176173B 176544B 176545B 176204B

Norsk Data ND-05.009.03 EN

13.4 Loop with increment

Format:	t LOOPI <index rw="" t="">,<limit r="" t="">,<<displacement>></displacement></limit></index>				
Assembly notation	Name	Hex code	Octal code		
BY LOOPI:B BY LOOPI:H H LOOPI:B H LOOPI:H W LOOPI:B W LOOPI:B F LOOPI:B F LOOPI:B D LOOPI:H	byte loop increment byte loop increment halfword loop increment halfword loop increment word loop increment float loop increment float loop increment double float loop increment double float loop increment	OFCDEH OFD1EH OFD1FH OBFH OE1H OFD1CH OFD21H OFD1DH OFD22H	176336B 176436B 176337B 176437B 277B 341B 176434B 176435B 176435B 176442B		
Operation:	<pre>if <index +="" 1=""> - <limit> > 0 then address of next instruction -> P else P+<<displacement>> -> P endif <index> + 1 -> <index></index></index></displacement></limit></index></pre>				

Description:

The <index> operand is incremented by one and compared with <limit>. If it is less than or equal to <limit>, the signed <<displacement>> is added to the program counter; otherwise control goes to the next instruction.

Normally the LOOPI instruction will be placed at the end of the loop, with a negative <<displacement>>. The <<displacement>> is the number of bytes from the first byte of the loop to the first byte of the LOOPI instruction.

The <index> and <limit> operands are of the same data type, which may be BY, H, W, F or D. <<displacement>> is a byte or halfword direct operand, depending on the instruction. Trap conditions: Addressing traps, Branch Trap

Data status bits:

modified index = 0 -> Z
modified index.signbit -> S

Example:

Repeat the instructions from AGAIN until local byte COUNTER reaches $100\,$

AGAIN: .

.

BY LOOPI B.COUNTER, 100, AGAIN

13.5 Loop with decrement

Format:	t LOOPD <index rw="" t="">,<limit r="" t="">,<<displacement>></displacement></limit></index>			
Assembly notation	Name	Hex code	Octal code	
BY LOOPD:B BY LOOPD:H H LOOPD:B H LOOPD:H W LOOPD:B W LOOPD:H F LOOPD:B F LOOPD:B F LOOPD:B D LOOPD:H	byte loop decrement byte loop decrement halfword loop decrement halfword loop decrement word loop decrement float loop decrement float loop decrement double float loop decrement double float loop decrement	OFD23H OFD28H OFD24H OFD29H OFD25H OFD25H OFD26H OFD26H OFD27H OFD27H OFD2CH	176443B 176450B 176444B 176451B 176445B 176452B 176452B 176453B 176453B 176454B	
Operation:	<pre><index> - 1 -> <index> if <index> - <limit> < 0 then address of next instruction -> P else P+ <<displacement>> -> P endif</displacement></limit></index></index></index></pre>			

Description:

The <index> operand is decremented by one and compared with <limit>. If it is greater than or equal to <limit>, the signed <<displacement>> is added to the program counter; otherwise control goes to the next instruction.

Normally the LOOPD instruction will be placed at the end of the loop, with a negative <<displacement>>. <<displacement>> is the number of bytes from the first byte of the loop to the first byte of the LOOPD instruction.

The $\langle index \rangle$ and $\langle limit \rangle$ operands are of the same data type, which may be BY, H, W, F or D. $\langle \langle displacement \rangle \rangle$ is a byte or halfword direct operand, depending on the instruction.

Trap conditions: Addressing traps, Branch Trap

Data status bits:

modified index = 0 -> Z
modified index.signbit -> S

Example:

Repeat from TOP until word register R3 is decremented to zero TOP: .

. W LOOPD R3, O:W, TOP

13.6 Loop general

Format:	LOOP <index rw="" t="">,<step r="" t="">, <limit r="" t="">,<<displacement>></displacement></limit></step></index>		
Assembly notation	News	Hex	Octal
notation	Name	code	code
 BY LOOP:B BY LOOP:H H LOOP:B H LOOP:H W LOOP:B W LOOP:H F LOOP:B F LOOP:H D LOOP:H 	byte loop general step byte loop general step halfword loop general step halfword loop general step word loop general step float loop general step float loop general step double float loop general step double float loop general step	OFD31H	176456B 176463B 176457B 176464B 176460B 176465B
Operation:	<pre><index>+<step> -> <index> if <step> > 0 and <index> - <limit> > or <step> < 0 and <index> - <limit> < address of next instruction -> P else P + <<displacement>> -> P endif if <step> = 0 then illegal operand value trap condition endif</step></displacement></limit></index></step></limit></index></step></index></step></index></pre>	0 then	

Description:

The value of the <step> operand is added to the <index> operand . If the sign of <index> - <limit> is equal to the sign of the <step> operand, the control goes to the next instruction. Otherwise the signed <<displacement>> is added to the program counter.

Normally the LOOP instruction will be placed at the end of the loop, and given a negative <<displacement>>. The <<displacement>> is the number of bytes from the first byte of the loop to the first byte of the LOOP instruction.

The <index>, <step> and <limit> operands are of the same data type, which may be BY, H, W, F or D. <<displacement>> is a byte or halfword direct operand, depending on the instruction.

A <step> value of zero will cause an illegal operand value trap condition and execution continues at the next instruction.

Norsk Data ND-05.009.03 EN

Trap conditions: Addressing traps, Branch Trap, Illegal Operand Value

Data status bits:

modified	index = 0	-> Z
modified	index.signbit	-> S

Example:

Execute the statements from LABELL with float record variable SIZE being incremented by 3.5 for each iteration up to a maximum of 35

LABELL: .

F LOOP R.SIZE, 3.5, 35, LABELL

13.7 Call subroutine general

Format:	CALLG <subr. addr="" r="" w="">,<no arg="" by="" of="" s="">, <arg1 aa="" w="">,,<argn aa="" w=""></argn></arg1></no></subr.>			
Assembly notation	Name	Hex code	Octal code	
CALLG	call subroutine general	OB5H	265B	

Operation:

Calculate the effective addresses of the arguments and prepare for the entry point at <subr. addr.>. Jump to the subroutine entry point found at that address.

Description:

Call the subroutine specified by <subr. addr.>. This is a general operand and it <u>must</u> refer to an entry point instruction. Otherwise an instruction-sequence error-trap condition occurs.

The <no of arg> operand must be a constant byte integer less than 256. Other data types which are not constants will cause an illegal operand specifier trap condition.

The effective addresses of the arguments in the instruction are calculated and stored for use by the entry point instruction. The arguments are always interpreted as word integers. The data-type-dependent addressing modes (post-indexed or descriptor address code format) should be used with care, as the result will be wrong for data types other than word. <argn> operands of type register or constant will cause an illegal operand specifier trap condition, as neither registers nor constants have an address in data memory. The arguments may not be prefixed by the operand specifier prefix ALT.

Trap conditions: Addressing traps, Call Trap, Illegal Operand Specifier, Instruction Sequence Error

Data status bits: Unaffected

Example:

Call PRINT with arguments UNIT, FORMAT and the local variable VALUE

CALLG PRINT, 3, UNIT, FORMAT, B.VALUE

Format:	CALL < <subr. addr.="">>,<no arg<br="" of=""><arg1 aa="" w="">,<argn aa="" th="" w<=""><th></th><th></th></argn></arg1></no></subr.>		
Assembly notation	Name	Hex code	Octal code
CALL	call subroutine absolute	ОСЗН	303B

13.8 Call subroutine absolute

Operation:

Calculate the effective addresses of the arguments and prepare for the entry point at <<subr. addr.>>. Jump to the subroutine entry point found at that address.

Description:

Call the subroutine specified by <<subr. addr.>>. The subroutine address is a direct operand in the four bytes following the instruction code. It <u>must</u> refer to an entry point instruction, otherwise an instruction sequence error trap condition occurs.

The <no of arg> operand must be a constant byte integer, i.e. less than 256. Other data types which are not constants will cause an illegal operand specifier trap condition.

The effective addresses of the arguments in the instruction are calculated and stored for use by the entry point instruction. The arguments are always interpreted as word integer. The data-typedependent addressing modes (post-indexed or descriptor address code format) should be used with care, as the result will be incorrect for data types other than word. <argn> operands of type register or constant will cause an illegal operand specifier trap condition, as neither registers nor constants have an address in data memory. The arguments may not be prefixed by the operand specifier prefix ALT.

Trap conditions: Addressing traps, Call Trap, Illegal Operand Specifier, Instruction Sequence Error

Data status bits: Unaffected

Example:

Call SUBR with the <u>value</u> of local word variable READONLY. Value transfer should be used with word-size data items only

CALL SUBR, 1, IND(B.READONLY)

13.9 Initialize stack

Format: INIT <<bottom of stack/r/W>>, <stack demand of main program/r/W>, <total system stack demand/r/W>

Assembly	Name	Hex	Octal
notation		code	code
INIT	initialize stack	ODCH	334B

Operation:

<<bottom of stack>> -> B
<<<bottom of stack>> +
<total system stack demand> -> TOS
<<<bottom of stack>> +
<stack demand of main program> -> B.SP
0 -> B.PREVB
0 -> B.RETA -> L

Description:

Trap conditions: Addressing traps, Stack Overflow

Data status bits: Unaffected

Example:

Initialize a new stack at FRAME, requiring 010000H stack locations for the system, 01000H for the main program

INIT FRAME, 010000H, 01000H

217

13.10 Subroutine entry points

Formats:

ENTM	< <bottom of="" r="" stack="" w="">>,<stack demand="" main="" of="" program="" r="" w="">,<total demand="" r="" stack="" system="" w=""></total></stack></bottom>
ENTD	
ENTS	<stack demand="" r="" w=""></stack>
ENTSN	<stack demand="" r="" w="">,<max arg.="" no.="" of="" r="" w=""></max></stack>
ENTF	< <address area="" data="" local="" of="" r="" w="">></address>
ENTFN	< <address area="" data="" local="" of="" r="" w="">>,<max arg.="" no.="" of="" r="" w=""></max></address>
ENTT	<trap demand="" handler="" main="" program="" r="" stack="" w="">, <total demand="" handler="" r="" stack="" trap="" w=""></total></trap>
ENTB	<log by="" r="" size=""></log>

Operation:

Perform local data area initialization depending on the type of entry point.

Description:

The entry point instruction specifies the kind of local data area initialization performed on execution of a subroutine call instruction. This initialization includes transfer of the argument addresses to the new local data area at subroutine entry points, and saving of the current register block in the new local data area at the trap handler entry point.

Execution of an entry point instruction (except ENTT) not resulting from a subroutine call will cause an instruction sequence error trap condition. ENTT may only be executed as a result of a trap, and may not be used as an entry point by a CALL or CALLG.

The parameters to the subroutine entry point instructions may not be prefixed by the operand specifier prefix ALT.

ENTM - enter module

Assemb	•	Hex	Octal
<u>notati</u>		code	code
ENTM	< <bottom of="" r="" stack="" w="">>,</bottom>	ODFH	337B

ENTM <

<bottom of stack/r/W>>,

<stack demand of main program/r/W>,

<total system stack demand/r/W>

Description:

When the ENTM entry point is used, a new stack is initialized. A value of <stack demand of main program> greater than or equal to <total system stack demand> will cause a stack overflow trap condition.

If ENTM is entered from another domain, TOS is not saved on the old stack, but is stored in the domain information table. Also THA, LL and HL are stored and new contents for these registers are fetched from the new domain information table.

ENTM is the only entry point that may be called from another domain.

Trap	conditions:	Addressing	traps,	Instruction	Sequence	Error,	Stack
		Overflow					

Initializations performed:

< <bottom of="" stack="">> oldB TOS <<bottom of="" stack="">> +</bottom></bottom>	-> B -> B.PREVB -> IND(oldB.SP)
<pre><total demand="" stack="" system=""></total></pre>	-> TOS
return address	-> B.RETA -> L
< <bottom of="" stack="">> +</bottom>	
<pre><stack demand="" main="" of="" program=""></stack></pre>	-> B.SP
number of arguments	-> B.N
addresses of arguments	-> B.arg
If change of domain:	
0	-> B.PREVB
0	-> B.RETA
TOS, LL, HL, THA TOS, LL, HL, THA entries in	-> old domain information table
new domain information table	-> TOS, LL, HL, THA

ENTD - enter subroutine directly

Assembly	Hex	Octal
notation	code	code

09CH 234B

ENTD

Description:

With ENTD as entry point, no initialization of local data area or parameter address transfer is performed. If the subroutine calls other subroutines, the L register must be saved and restored explicitly.

The call to ENTD must have zero parameters. A non-zero number of arguments will cause an instruction sequence error trap condition.

Trap conditions: Address Trap Fetch, Instruction Sequence Error

Initializations performed:

return address \rightarrow L

ENTS - enter stack subroutine

Assemb		Hex	Octal
<u>notati</u>		code	code
ENTS	<stack demand="" r="" w=""></stack>	OB8H	270B

Description:

The <stack demand> is the number of bytes needed for the local data field of the subroutine, including the predefined locations PREVB, RETA, SP, AUX and N (a total of 20 bytes). There will be a stack overflow trap condition if B + <stack demand> is greater than or equal to TOS.

ENTSN -	enter	maximum	number	of	arguments	stack	subroutine

Assemb	•	Hex	Octal
<u>notati</u>		code	code
ENTSN	<pre><stack demand="" r="" w="">,<max arg.="" no.="" of="" r="" w=""></max></stack></pre>	OBAH	272B

Description:

ENTSN is similar to ENTS, but only the $\langle max no. of arg. \rangle$ are transferred to the stack, the remaining ones are ignored.

Trap conditions: Addressing traps, Stack Overflow, Instruction Sequence Error

Initializations performed:

B.SP	-> B
oldB	-> B.PREVB
return address	-> B.RETA -> L
newB + <stackdemand></stackdemand>	-> B.SP
number of arguments	-> B.N
addresses of arguments	-> B.ARG

ENTF - enter subroutine

Assemb	•	Hex	Octal
notati		code	code
ENTE	< <address area="" data="" local="" of="" r="" w="">></address>	ODDH	335B

 $\langle \langle address \ of \ local \ data \ area/r/W \rangle \rangle$ ENTF

Description:

Enter subroutine with fixed data area. Variables will keep their values between calls.

ENTEN	_	enter	maximum	number	of	arguments	subroutin
ENTEN	-	enter	maximum	number.	OI.	arguments	Subrouth

Assembly			Octal
notation			code
ENTFN	< <address area="" data="" local="" of="" r="" w="">>, <max arg.="" no.="" of="" r="" w=""></max></address>	ODEH	336в

Description:

ENTFN is similar to ENTF, but only the <max no. of arg.> will be transferred to the stack, the remaining ones ignored.

Trap conditions: Addressing traps, Instruction Sequence Error

Initializations performed:

< <address area="" data="" local="" of="">></address>	-> B
oldB	-> B.PREVB
return address	\rightarrow B.RETA \rightarrow L
oldB.SP	-> B.SP
number of arguments	-> B.N
addresses of arguments	-> B.ARG

ENTT - enter trap handler

Assembly notation				Octal code
	•			

ENTT <trap handler main program stack demand/r/W>, OBCH 274B <total trap handler stack demand/r/W>

Description:

ENTT is the trap handler entry point. A trap handler is called when a trap condition arises and the trap enable bit is set for the trap in question. When a trap handler routine is called, the start address is taken from a trap handler entry point vector. The THA register holds the address of this vector. The area following the trap handler vector is used as a local data area for the trap handler routine called. It has a special layout illustrated in the chapter 6 on traps.

The register block is stacked as shown in table 5 on page 15.

The instruction may start at any byte in the first word. 'Trapping P', saved as arg1, is the address of the first byte of the instruction causing the trap.

Trap conditions: Addressing traps, Instruction Sequence Error

(No traps are handled locally.)




Figure 43 shows the layout of the data structure when entering ENTT.

Figure 43. Layout of Data Structure when entering ENTT

ENTB - enter subroutine with buddy allocation

Assembly	Hex	Octal
notation	code	code

ENTB <log size/r/BY>

OBDH 275B

Description:

A local data area of size 2**<log size> words is allocated from the heap and the subroutine is entered. There will be a stack overflow trap if there are no elements of the specified size (or larger) available from the heap. (See section 3.3 on buddy allocation for detailed description.)

In certain combinations of ENTB and ENTS there is a danger of allocating overlapping data areas.

Trap conditions: Addressing traps, Stack Overflow, Instruction Sequence Error

Initializations performed:

address of heap element	->	В
oldB	->	B.PREVB
oldB.SP	->	B.SP
return address	->	B.RETA -> L
log size	->	B.LOG
number of arguments	->	B.N
addresses of arguments	->	B.ARG

13.11 Subroutine return

Assembly notation	Name	Hex code	Octal code
RET RETK RETD RETT IF K RET RETB RETBK	clear flag return from subroutine set flag return from subroutine return from direct subroutine trap handler return if flag set subroutine return buddy subroutine return set flag buddy subroutine return	080H 081H 082H 083H 09DH 0FE1CH 0FE1DH	2008 2018 2028 2038 2358 1770348 1770358
Operation:			
RET:	0 -> STATUS.K B.RETA -> P -> L B.PREV	′B -> B	
RETK:	1 -> STATUS.K B.RETA -> P -> L B.PREV	⁄B -> B	
RETD:	L -> P		
RETT: table	The register block is loaded from B.arg2 TEMM, CED and CAS are loaded from the doma table. The status register is loaded part B.arg18B.arg19 and partly from the doma:	ain infor Ly from	mation
IF K RET:	If STATUS.K = 1 then B.RETA -> P -> L B.PREVB -> B endif		
RETB:	Local data area released to heap O -> STATUS.K B.RETA -> P -> L B.PREVB	-> B	
RETBK:	Local data area released to heap 1 -> STATUS.K B.RETA -> P -> L B.PREV	B -> B	

Description:

RET, RETK

Return from subroutine with local data area. The new base register and return address are taken from the current local data area. RETK will set the flag bit of the status register; RET will clear it.

IF K RET

If the flag bit K is set when the IF K RET instruction is executed, a subroutine return is performed with the flag bit remaining set. Otherwise control goes to the next instruction.

Norsk Data ND-05.009.03 EN

RETD

Load the new program counter from the link register.

RETT

Return from the trap handler. When RETT is executed, the register block is loaded from the first part of trap-handler data area. The non-ignorable and fatal status bits are loaded from the domain information table. The OTE register is loaded from the domain information table. PREVB and RETA are not used or tested. CED of the trapped domain is compared to actual CED. If they are unequal, CED is changed back to trapped domain.

RETB, RETBK

Return from subroutine using a heap element as local data area. The local data area is released to the heap described by the variables pointed at by the TOS register. (See section about heap management for further explanation.)

Trap conditions: Addressing traps, Stack Underflow, Branch Trap

Data status bits: Unaffected

The programmer must ensure that the appropriate return instruction is executed. Subroutines entered through an ENTS, ENTSN, ENTF or ENTFN instruction should be left through a RET, RETK or IF K RET instruction. ENTD routines should be left through RETD, ENTT routines through RETT, ENTB routines through RETB or RETBK.

If B.PREVB or B.RETA is zero, the RET, RETK and IF K RET instructions will compare CAD from DIT of calling domain to CED. If they are equal, a stack underflow trap condition occurs. If CAD from DIT of calling domain is not equal to CED, the current domain is changed back to CAD from DIT of calling domain, and the B, P, and CAD registers are loaded from the new domain information table. The TOS, HL, LL and THA values are loaded from the new domain information table.

RETT will compare the domain number of the trapped domain (saved in the domain information table) with the number of the current executing domain. If they are equal, RETT returns within the same domain. Otherwise RETT changes the domain to the domain number saved on the stack.

 \bigcirc

14 STRING INSTRUCTIONS

14.1 Introduction

The string handling instructions make special use of the I1 and I2 registers as pointers in the source and destination string respectively. I2 is also used for those instructions which have two source operands, as a pointer in the second source string.

The register contains the character number within the string, starting at zero. It is not initialized before the instruction is executed and may be set by the user to point at any character. Characters outside the range indexed by the string instruction are unaffected.

The operand in the instruction is the address of a string descriptor giving the length of the string and its start address. A DESC prefix is not allowed in the operand specifier; the descriptor addressing format is implicit in string instructions. If the ALT prefix is used, the descriptor is found in the current domain. Only the byte string is found in the alternative domain. Operands that are not strings are addressed directly and maybe prefixed by DESC.

Addressing traps may be caused by the addressing of the descriptor or by the address field in the descriptor.

CHARACTER TRANSLATION

Some instructions refer to a translation table. The table is 256 contiguous bytes and a translation is a reference in this table which uses the byte to be translated as an index. In the instruction descriptions Tr(S(II)) means that the specified element is translated via a translation table. The translation table is addressed directly, not via an implicit descriptor. If the translation table is addressed via an explicit descriptor operand, the index register is not incremented.

DATA STATUS BITS

The data status bits Z and S and the K flag may be affected by the string operations. The data status bits not mentioned in the string instruction description are all zero after the execution of the instruction. Carry and overflow are always cleared.

The K flag always reflects the termination condition; the previous setting of the flag is lost. If a numeric argument (for example in the SFILLN instruction) is addressed via a descriptor, the descriptor addressing will not affect the K bit.

TERMINATION CONDITIONS

Execution of an instruction may terminate for various reasons and the termination condition sets the K, Z and/or S status bits.

If the destination pointer register (I2) is incremented beyond the last element of the destination string, the termination condition is

called Destination full, implying that 1 -> K. Execution termination for reasons other than destination full implies that 0 -> K.

If the source pointer register (usually I1) is incremented beyond the last element of the source string, the termination condition is called .

Each instruction gives different statuses to the Z and S bits.

After execution, I1 and I2 remain unmodified, and point to either the next element or to the element satisfying the specified condition, depending on the termination conditions. The next element is the first one not referred to by the instruction. It is the first character beyond the end of the string if the end of the string has been reached.

Source empty or Destination full implies that I1 and I2 point to the next element. conditions that terminate as a result of the condition being satisfied and instructions with will leave the I1 and I2 registers pointing to the element causing the termination.

When more than one termination condition is reached at the same time, the instruction terminates with the first one mentioned in the termination condition list of the instruction.

ADDRESSING OUTSIDE STRINGS

If the pointer register points outside the string when the instruction starts execution, a descriptor range trap condition arises. This may occur for source strings as well as for destination strings. Addressing a string of length zero will always be outside the string.

If any string operand is addressed outside its legal range, no string elements will be examined, moved, or compared. The I1 and I2 registers are then unmodified, and a descriptor-range trap condition occurs. If a <=source=> operand or both <=source=> and <=dest=> are addressed outside the strings, the instruction will terminate with K=0. Addressing outside the <=dest=> string, but within the <=source=> string, will cause termination with K=1.

OVERLAPPING STRINGS

Strings occupying the same locations in memory are said to be <u>overlapping</u>. If the source and destination operands overlap, the result will be as intended only if an element in the source string of the old contents is moved out before it is overwritten with a new value. In cases where the length of the string operands can be determined prior to start of execution, the microcode will take care of overlap; if necessary, by operating on the string elements in the reverse order.

For instructions containing a 'while' or 'until' condition, the length cannot be determined before execution has been started, and it is not possible to predict the degree of overlapping. The programmer must ensure that strings do not overlap, otherwise the results are unpredictable.

NOTATIONS

Instruction descriptions use the following notation:

<=operand=> : Implicit descriptor operand, i.e. the specified operand is a descriptor and the operand of the instruction is accessed via this descriptor.

:- : "is set to point at"

S(I1)	: I1'st character in source string
D(I2)	: I2'nd character in destination or source-2 string
tr(char)	: char translated via the <trans table=""> operand</trans>

14.2 String move

Format:		t SMOVE <=source/r/t/I1=>,<=dest/w/t/	:/12=>			
Assembly		Name	Hex	Octal		
notation			code	code		
BI	SMOVE	bit string move	OFD66H	176546B		
BY	SMOVE	byte string move	OFD67H	176547B		
H	SMOVE	halfword string move	OFD68H	176550B		
W	SMOVE	word string move	OFD69H	176551B		
F	SMOVE	float string move	OFD6AH	176552B		
D	SMOVE	double float string move	OFD6BH	176553B		
Operation:		while not end of strings do S(I1) -> D(I2), I1+1 -> I1, I2+1 ->	12			

Description:

String elements are moved from the <=source=> operand to the <=dest=> operand until the end of <=source=> is reached or the <=dest=> is full.

Overlap is taken care of.

enddo

Terminating conditions:

outside source:	K=0	I1, I	2 unmodified, DR trap condition
outside dest:	K=1	I1, I	2 unmodified, DR trap condition
source empty:	K=0	I1, I	2 :- next element
dest full:	K=1	I1, I	2 :- next element

Example:

Move the double float array whose descriptor is argument DATABLOCK to the area described by local descriptor COPY

W1 CLR; W2 CLR D SMOVE IND(B.DATABLOCK), B.COPY

234

14.3 String move while

Format:	BY SMVWH	<=source/r/BY/I1=>,<=dest/w <mask by="" r="">, <test by="" r=""></test></mask>	/BY/I2=>,	
Assembly notation	Name		Hex code	Octal code
BY SMVWH	byte string	move while	OFD72H	176562B
Operation:	and S(I1) A	nd of strings ND <mask> = <test> do D(I2), I1+1 -> I1, I2+1 -></test></mask>	12	

Description:

Bytes are moved from the <=source=> operand to the <=dest=> operand. When the result of a logical AND between the moved byte and the <mask> operand is equal to the value of the <test> operand, the moving continues until the <=source=> operand is empty or the <=dest=> operand is full. Overlap is not taken care of.

Terminating conditions:

outside source:	K=0	Z=0	I1, I2 unmodified, DR trap condition
outside dest:	K=1	Z=0	I1, I2 unmodified, DR trap condition
different bytes:	K=O	Z=0	I1, I2 :- differing bytes
source empty:	K=O	Z=1	I1, I2 :- next element
dest full:	K=1	Z=1	I1, I2 :- next element

Example:

Copy characters from INPUT to BUFFER as long as the characters are in the range 100B to 200B, starting at current character positions in I1 and I2 $\,$

BY SMVWH INPUT, BUFFER, 300B, 100B

14.4 String move until

Format:	BY SMVUN <=source/r/BY/I1=>,<=dest/w/B' <mask by="" r="">, <test by="" r=""></test></mask>	¥/I2=>,	
Assembly notation	Name	Hex code	Octal code
BY SMVUN	byte string move until	OFD73H	176563B
Operation:	<pre>while not end of strings and S(I1) AND <mask> >< <test> do S(I1) -> D(I2), I1+1 -> I1, I2+1 -> enddo</test></mask></pre>	12	

Description:

Bytes are moved from the $\langle =source = \rangle$ to the $\langle =dest = \rangle$ operand until the $\langle =source = \rangle$ is empty, the $\langle =dest = \rangle$ is full or the result of a logical AND between the next byte to be moved and the value of the $\langle mask \rangle$ operand is equal to the value of the $\langle test \rangle$ operand. Overlap is not taken care of.

The byte satisfying the until-condition is not moved.

Terminating conditions:

outside source:	K=0	Z=0	I1, I2 unmodified, DR trap condition
outside dest:	K=1	Z=0	I1, I2 unmodified, DR trap condition
byte found:	K=0	Z=1	I1, I2 :- found byte in source
source empty:	K=O	Z=0	I1, I2 :- next element
dest full:	K=1	Z=0	I1, I2 :- next element

Example:

Copy characters from argument ARG on the alternative domain to the global string LINE in the current domain. An apostrophe (ASCII 47B) is interpreted as the end of the source string.

W1 CLR; W2 CLR BY SMVUN ALT(IND(B.ARG)), LINE, 177B, 47B

14.5 String move translated

Format:	BY SMVTR <=source/r/BY/I1=>,<=dest/w/BY <trans aa="" by="" table=""></trans>	Y/I2=>,	
Assembly notation	Name	Hex code	Octal code
BY SMVTR	byte string move translated	OFD74H	176564B
Operation:	<pre>while not end of strings do tr(S(I1)) -> D(I2), I1+1 -> I1, I2+ enddo</pre>	1 - > I2	

Description:

Bytes from the <=source=> operand are translated via a translation table found at the address specified in the operand <trans table>. Translated bytes are moved from the <=source=> to the <=dest=> operand until the <=source=> is empty or the <=dest=> is full. Overlap is taken care of.

Terminating conditions:

outside source:	K=O	I1,	12	unmodified,	DR	trap	condition
outside dest:	K=1	I1,	12	unmodified,	DR	trap	condition
source empty:	K=O	I1,	12	:- next elem	ient	5	
dest full:	K=1	I1,	12	:- next elem	nent	5	

Example:

Convert the string CHARACTERS from EBCDIC to ASCII

W1 CLR; W2 CLR BY SMVTR CHARACTERS, CHARACTERS, EBCDIC2ASCII

Norsk Data ND-05.009.03 EN

Format:	BY SMVTU <=source/r/BY/I1=>,<=dest/w/B <trans aa="" by="" table=""></trans>	Y/I2=>,	
Assembly notation	Name	Hex code	Octal code
BY SMVTU	byte string move translated until	OFD75H	176565B
Operation:	<pre>while not end of strings and tr(S(I1)) >< ASCII "escape" do if tr(S(I1)) >< zero then tr(S(I1)) -> D(I2), I2+1 -> I2 endif I1+1 -> I1 enddo</pre>		

14.6 String move translated until

Description:

Bytes from the <=source=> operand are translated via the translation table found at the address specified in the <trans table> operand. Translated bytes are moved from <=source=> to <=dest=> string if they are not zero. The move operation stops if the translated byte is equal to ASCII "escape" (O1BH or 33B), the <=source=> is operand is empty, or the <=dest=> operand full. Overlap is not taken care of.

The "escape" character is not moved.

Terminating conditions:

outside source:	K=0	Z=0	I1,	I2 unmodified, DR trap condition
outside dest:	K=1	Z=0	I1,	I2 unmodified, DR trap condition
"escape" found:	K=0	Z=1	I1,	I2 :- position of "escape".
source empty:	K=0	Z=0	I1,	I2 :- next element
dest full:	K=1	Z=0	I1,	I2 :- next element

Example:

Remove ASCII NULs and translate to uppercase the string described by record variable TEXT, copying it to the string described by TEXT2, starting at the current position

BY SMVTU R.TEXT, TEXT2, UPPERCASETABLE

238

14.7 String move m elements

For	mat:	t SMOVN <=source/r/t/I1=>,<=dest/w/t/	'I2=>, <m <="" th=""><th>r/W></th></m>	r/W>
	embly ation	Name	Hex code	Octal code
BI BY H W F D	SMOVN SMOVN SMOVN SMOVN SMOVN SMOVN	string move m bits string move m bytes string move m halfwords string move m words string move m floats string move m double floats	OFD78H OFD79H OFD7AH	176566B 176567B 176570B 176571B 176572B 176573B
Ope	eration:	<pre>0 -> i while not end of strings and i < m do S(I1) -> D(I2) I1 + 1 -> I1, I2 + 1 -> I2 i + 1 -> i enddo</pre>		

Description:

M items are moved from the $\langle =source= \rangle$ to the $\langle =dest= \rangle$ operand, unless the end of the $\langle =source= \rangle$ operand is reached or the $\langle =dest= \rangle$ operand full. Overlap is taken care of.

Terminating conditions:

outside source:	K=0	Z=0	I1,	I2 unmodified, DR trap condition
outside dest:	K=1	Z=0	I1,	I2 unmodified, DR trap condition
m items moved:	K=0	Z=1	I1,	I2 :- next element
source empty:	K=O	Z=0	I1,	I2 :- next element
dest full:	K=1	Z=0	I1,	I2 :- next element

Example:

Copy next 64 bits from S1 to start of S2, both global descriptors

W2 CLR BI SMOVN S1, S2, 64

14.8 String fill

Form	at:	tn	SFILL	<=dest/w/t/I2=>		
Asse nota	•	Name	9 		Hex code	Octal code
BIn BYn Hn Wn Fn Dn	SFILL SFILL SFILL SFILL SFILL SFILL	b h w f	alfword ord str loat st	ng fill ing fill string fill ing fill ring fill loat string fill	OFD7CH+(n-1) OFD8OH+(n-1) OFD84H+(n-1) OFD88H+(n-1) OFD8CH+(n-1) OFD9OH+(n-1)	176574B+(n-1) 176600B+(n-1) 176604B+(n-1) 176610B+(n-1) 176614B+(n-1) 176620B+(n-1)
Operation:		t	n -> D(2 + 1 -	,		

Description:

The contents of the specified register are put into every element of the $\langle =dest = \rangle$ string starting at the element specified by the I2 register.

Terminating conditions:

outside dest:	K=1	I2 unmodified, DR trap condition
string filled:	K=1	I2 :- next element

Example:

Fill the remaining characters of STRING with ASCII spaces (40B)

BY3 := 40B BY3 SFILL STRING

14.9 String fill m elements

Format:	tn SFILLN <=dest/w/t/I2=>	>, <m r="" w=""></m>	
Assembly notation	Name	Hex code	Octal code
BIn SFILLN BYn SFILLN Hn SFILLN Wn SFILLN Fn SFILLN Dn SFILLN	string fill m bits string fill m bytes string fill m halfwords string fill m words string fill m floats string fill m double float	OFD94H+(n-1) OFD98H+(n-1) OFD9CH+(n-1) OFDAOH+(n-1) OFDA4H+(n-1) OFDA8H+(n-1)	176640B+(n-1) 176644B+(n-1)
Operation:	<pre>0 -> i while not end of string and tn -> D(I2) I2 + 1 -> I2 i + 1 -> i enddo</pre>	i < m do	

Description:

If the number of elements in the <=dest=> string, starting at the element indicated by I2, is greater than m, the contents of the specified register are stored in the m first elements of the <=dest=> string, starting at element I2. Otherwise all elements of the <=dest=> string from I2 to the end are filled with the contents of the register.

m is unsigned.

Terminating conditions:

outside dest:	K=1	Z=0	I2 unmodified, DR trap condition
m elements filled:	K=O	Z=1	I2 :- next element
dest full:	K=1	Z=0	I2 :- next element

Example:

Zero fill the lower 100 words of the word string described by local FI

W1 CLR; W2 CLR W1 SFILLN B.FI, 100

14.10 String compare

Format:	BY SCOMP <=source-1/r/BY/I1=>,<=sourc	e-2/r/BY	/12=>
Assembly notation	Name	Hex code	Octal code
BY SCOMP	byte string compare	OFDACH	176654B
Operation:	while not end of strings and S(I1) = D(I2) do I1+1 -> I1, I2+1 -> I2 enddo		

Description:

Bytes from the $\langle = source-1 = \rangle$ string are compared with the corresponding bytes in the $\langle = source-2 = \rangle$ string until unequal bytes are found, or until the end of $\langle = source-1 = \rangle$ or $\langle = source-2 = \rangle$ string is reached. When unequal bytes are found, the status bits Z and S and the K flag will indicate the termination condition. The byte elements are considered to be unsigned values.

If both operands are addressed outside strings they will compare as "exact match". <=source-1=> addressed outside the string will compare as "<=source-1=> shorter than <=source-2=>". <=source-2=> addressed outside the string will compare as "<=source-1=> longer than <=source-2=>". In either case I1, I2 are unmodified and a descriptor range trap condition arises.

Terminating conditions:

both operands outside string: K=0 Z=1 S=0 I1, I2 unmodified, DR trap condition exact match: K=0 Z=1 S=0 I1, I2 :-next element source-1 longer: K=0 Z=0 S=0 I1, I2 :- next element source-2 longer: K=0 Z=0 S=1 I1, I2 :- next element greater byte in source-1: K=1 Z=0 S=0 I1, I2 :- differing elements smaller byte in source-1: K=1 Z=0 S=1 I1, I2 :- differing elements

Example:

Scan INPUTLINE and local COMMAND from the current positions until different characters are found or end of string is reached

BY SCOMP INPUTLINE, B.COMMAND

14.11 String compare translated

Format:	BY SCOTR <=source-1/r/BY/I1=>,<=source <trans aa="" by="" table=""></trans>	-2/r/BY/	I2=>,
Assembly notation	Name	Hex code	Octal code
BY SCOTR	byte string compare translated	OFDADH	176655B
Operation:	while not end of strings and tr(S(I1)) = tr(D(I2)) do I1+1 -> I1, I2+1 -> I2 enddo		

Description:

Translated bytes from the <=source-1=> string are compared with the corresponding translated bytes in the <=source-2=> string. This comparison continues until unequal bytes are found, or until the end of the <=source-1=> or <=source-2=> string is reached. The byte elements are considered to be unsigned values.

If both operands are addressed outside strings they will compare as "exact match". <=source-1=> addressed outside the string will compare as "<=source-1=> shorter than <=source-2=>". <=source-2=> addressed outside the string will compare as "<=source-1=> longer than <=source-2=>". In either case I1, I2 are unmodified and a descriptor-range trap condition arises.

Terminating conditions:

both operands outside string: K=0 Z=1 S=0 I1, I2 unmodified, DR trap condition exact match: K=0 Z=1 S=0 I1, I2 :- next element source-1 longer: K=0 Z=0 S=0 I1, I2 :- next element source-2 longer: K=0 Z=0 S=1 I1, I2 :- next element greater byte in source-1: K=1 Z=0 S=0 I1, I2 :- differring elements smaller byte in source-1: K=1 Z=0 S=1 I1, I2 :- differring elements

Example:

Scan INPUTLINE and local COMMAND from the current position until end of string or different characters, converting to uppercase

BY SCOTR INPUTLINE, B.COMMAND, UPPERCASE

Norsk Data ND-05.009.03 EN

14.12 String compare with pad

enddo

Format:	BY SCOPA <=source-1/r/BY/I1=>, <=source-2/r/BY/I2=>, <pad b<="" r="" th=""><th>Y></th><th></th></pad>	Y>	
Assembly notation	Name	Hex code	Octal code
BY SCOPA	string compare with pad	OFDBEH	176676B
Operation:	while not end of strings and S(I1) = D(I2) do I1+1 -> I1, I2+1 -> I2		

Description:

Bytes from the <=source-1=> string are compared with the corresponding bytes in the <=source-2=> string until unequal bytes are found, or until the end of both strings has been reached. If the lengths of the <=source-1=> and <=source-2=> strings are not equal, the shorter string is concatenated with a string of pad bytes. The length of the pad string is equal to the difference in length of the <=source-1=> and the <=source-2=> string.

An operand addressed outside the string is treated as consisting of pad bytes only. Two operands both addressed outside the strings will compare as "exact match". The pointer registers are unmodified. In either case a descriptor-range trap condition arises.

When unequal bytes are found, the status bits Z and S and the K flag will indicate the termination condition.

The byte elements are considered to be unsigned values.

Terminating conditions:

exact match: K=0 Z=1 S=0 I1, I2 :- next element
greater byte
in source-1: K=1 Z=0 S=0 I1, I2 :- differing elements
smaller byte
in source-1: K=1 Z=0 S=1 I1, I2 :- differing elements

Example:

Compare argument ITEM with global TABLE, padding with ASCII spaces

BY SCOPA IND(B.ITEM), TABLE, 20H

14.13 String compare translated with pad

Format:	BY SCOPT <=source-1/r/BY/I1=>,<=sour <trans aa="" by="" table="">,<pad r,<="" th=""><th></th><th>12=>,</th></pad></trans>		12=>,
Assembly notation	Name	Hex code	Octal code
BY SCOPT	string compare translated with pad	OFDBFH	176677B
Operation:	<pre>while not end of strings and tr(S(I1)) = tr(D(I2)) do I1+1 -> I1, I2+1 -> I2 (see note enddo</pre>	below)	

Description:

Translated bytes from the <=source-1=> string are compared with the corresponding translated bytes in the <=source-2=> string. The comparison continues until unequal bytes are found or the ends of both strings has been reached. If the lengths of the <=source-1=> and <=source-2=> strings are unequal, the shorter string is concatenated with a string of pad bytes. The length of the pad string is equal to the difference in length of the <=source-1=> and the <=source-2=> string. The pad byte is also translated.

An operand addressed outside the string is treated as consisting of pad bytes only. Two operands both addressed outside the strings will be compared as an "exact match". The pointer registers are unmodified. In either case, a descriptor range trap condition arises.

When unequal bytes are found, the status bits Z and S and the K flag will indicate the termination condition. The byte elements are considered to be unsigned values.

Note: The index registers are not incremented when padding a string.

Terminating conditions:

exact match: K=0 Z=1 S=0 I1, I2 :- next el. or end of string
greater byte
in source-1: K=1 Z=0 S=0 I1, I2 :- differing elements
smaller byte
in source-1: K=1 Z=0 S=1 I1, I2 :- differing elements

Example:

Compare ITEM on the alternate domain from the 10th character to LIST from the 0th character, translating to uppercase. Pad byte is zero

W1 := 10; W2 CLR BY SCOPT ALT(ITEM), LIST, UPPERCASE, 0

Norsk Data ND-05.009.03 EN

Format:	BY SSKIP <=source/r/BY/I1=>, <test b<="" r="" th=""><th>SA></th><th></th></test>	SA>	
Assembly notation	Name	Hex code	Octal code
BY SSKIP	skip elements	OFDAEH	176656B
Operation:	<pre>while not end of string and S(I1) = <test> do I1 + 1 -> I1 enddo if S(I1) >> <test> then 0 -> S else 1 -> S endif</test></test></pre>		

14.14 String skip elements

Description:

Bytes in the <=source=> operand are examined one by one until an examined byte is different from the <test> operand or until the end of the <=source=> operand is reached. A <=source=> operand addressed outside the string will cause immediate termination with I1 unmodified and cause a descriptor range trap condition.

The byte elements are considered to be unsigned values.

Terminating conditions:

outside source: K=O	Z=1	S==	I1 unmodified, DR trap condition
byte >> <test> : K=O</test>	Z=0	S=0	I1 :- differing element
byte << <test> : K=0</test>	Z=0	S=1	I1 :- differing element
source empty: K=0	Z=1	S=0	I1 :- next element

Example:

Skip ASCII spaces from the current character in the string described by record addressed LINE

BY SSKIP R.LINE, 32

14.15 String locate element

Format: t SLOCA <=source/r/t/I1=>, <test bi,by="" r=""></test>					
Assembly	Name	Hex	Octal		
notation		code	code		
BI SLOCA	string locate bit	OFDAFH	176657в		
BY SLOCA	string locate byte	OFDBOH	176660в		
Operation:	while not end of string and S(I1) >< <test> do I1 + 1 -> I1 enddo</test>				

Description:

The <=source=> operand is examined element by element until an examined element is equal to the <test> operand or until the end of <=source=> operand is reached.

Terminating conditions:

outside source:	K=0	Z=1	I1 unmodified, DR trap condition
element = <test>:</test>	K=0	Z=1	I1 :- found element
source empty:	K=O	Z=0	I1 :- next element

Example:

Find the next reset bit in the bit string on the alternative domain described by the record variable RESERVED

BI SLOCA ALT(R.RESERVED), O

14.16 String scan

Format:	BY SSCAN	<=source/r/BY/I1=>, <mask by="" r="">,</mask>
		<trans aa="" by="" table=""></trans>

Assembly notation	Name	Hex code	Octal code
BY SSCAN	string scan	OFDB1H	176661B
Operation:	while not end of string and tr(S(I1)) AND <mask> = zero do I1 + 1 -> I1 enddo</mask>		

Description:

The <=source=> operand is scanned until the result of a logical AND between the current translated byte and <mask> is different from zero, or until the end of <=source=> operand is reached.

Terminating conditions:

outside source:	K=O	Z=1	I1 unmodified, DR trap condition
byte AND mask> <zero:< td=""><td>K=O</td><td>Z=0</td><td>I1 :- found element</td></zero:<>	K=O	Z=0	I1 :- found element
source empty:	K=O	Z=1	I1 :- next element

Example:

Skip through argument FUNCTION until a byte with one of the bits set in the mask ACTIVE, translated through the table FNTAB in the alternative domain, is encountered

BY SSCAN IND(B.FUNCTION), ACTIVE, ALT(FNTAB)

Format:	BY SSPAN <=source/r/BY/I1=>, <mask by<br="" r=""><trans aa="" by="" table=""></trans></mask>	?>,	
Assembly notation	Name	Hex code	Octal code
BY SSPAN	string span	OFDB2H	176662B
Operation:	while not end of string and tr(S(I1)) AND <mask> >< zero do I1 + 1 -> I1 enddo</mask>		

Description:

The <=source=> operand is examined until the result of a logical AND between the examined byte translated and the <mask> is equal to zero, or until the end of <=source=> operand is reached.

Terminating conditions:

outside source:	K=0	Z=0	I1 unmodified, DR trap condition
tr(byte) AND mask			
= zero:	K=O	Z=1	I1 :- found element
source empty:	K=O	Z=0	I1 :- next element

Example:

Skip the rest of a string fragment DIRECTIVE which is terminated by a character translating to zero in the local table CODETABLE

BY SSPAN DIRECTIVE, OFFH, B.CODETABLE

14.18 String match

Format:	BY	SMATCH	<=substring/r/BY/I1=>,<=string/r/BY/I2=>			
Assembly notation	Name			Hex code	Octal code	

BY	SMATCH	string match	OFDB3H	176663B
		-		±100000

Operation:

while not end of <=string=>
and <=substring=> >< <=string=>(I2..I2 + substring.length-1) do
 I2 + 1 -> I2
enddo
if <=substring=> = <=string=>(I2..I2 + substring.length-1) then
 1 -> Z
else
 0 -> Z
endif

Description:

The <=string=> operand is examined until either a substring equal to <=substring=> is found or the end of <=string=> operand is reached. The I1 register is left unmodified.

A <=substring=> operand or both <=string=> and <=substring=> operands addressed outside the strings are treated as if the <=substring=> is immediately found (Z=1). A <=string=> operand addressed outside the string and a <=substring=> operand addressed within the string is treated as <=substring=> not found (Z=0). Both cases will cause a descriptor-range trap condition.

Terminating conditions:

outside substring:	K=O	Z=1	I2 unmodified, DR trap condition
outside string:			
substring found:	K=O	Z=1	I2 :- first matching byte
source empty:	K=O	Z=0	I2 :- next element

Example:

Set I2 to point to the next occurence of COMMA in PARAMETERS

BY SMATCH COMMA, PARAMETERS

14.19 Set parity in string

Format:	BY SSPAR <=string/rw/BY/I1=>, <mode by="" r=""></mode>		
Assembly notation	Name	Hex code	Octal code
BY SSPAR	set parity in string	OFDB4H	176664B
Operation:	while not end of string do parity according to <mode> -> bit 7 I1 + 1 -> I1 enddo</mode>	of S(I2)	

Description:

The parity bit (bit 7) in every byte in $\langle = string = \rangle$ is set according to the following values of the $\langle mode \rangle$ operand:

- 0 clear parity
- 1 set parity
- 2 even parity
- 3 odd parity

Any other value will cause an illegal operand value trap condition.

Terminating conditions: K=1

Example:

Set even parity in local string OUTPUT

BY SSPAR B.OUTPUT, 2

14.20 Check parity in string

Format:	BY SCHPAR <=string/r/BY/I1=>, <mode <="" r="" th=""><th>вү></th><th></th></mode>	вү>	
Assembly notation	Name	Hex code	Octal code
BY SCHPAR	check parity in string	OFDB5H	1 7 6665B
Operation:	<pre>0 -> Z while not end of string and bit 7 of S(I1) = parity according to</pre>		

Description:

The parity bit (bit 7) in every byte in <=string=> is checked according to the following values of the <mode> operand:

- 0 clear parity
- 1 set parity
- 2 even parity
- 3 odd parity

Any other value will cause an illegal operand value trap condition.

Terminating conditions:

outside string:	K=0	Z=0	I1 unmodified, DR trap condition
			I1 :- next element
parity error found:	K=0	Z=1	I1 :- element with wrong parity

Example:

Check that parity is set according to argument MODE in all characters in record variable $\ensuremath{\mathsf{BUFFER}}$

W1 CLR BY SCHPAR R.BUFFER, IND(B.MODE);

252

15 MISCELLANEOUS INSTRUCTIONS

15.1 Block move and Fill

Format: t BMOVE <source/r/t>,<dest/w/t>,<m/r/W>

Assembly		Name	Hex	Octal
notation			code	code
BY	BMOVE	byte block move	OFD2OH	176440B
H	BMOVE	halfword block move	OFE78H	177170B
W	BMOVE	word block move	OFE79H	177171B
F	BMOVE	float block move	OFE7AH	177172B
D	BMOVE	double float block move	OFE7BH	177173B
Operation:		0 -> i while i < m do source(i) -> dest(i); i + 1 -> i enddo		

Description:

<m> elements are moved from the <source> to the <dest> operand. The operands are pointers to the start of the blocks. Overlap is taken care of. Constants and registers are illegal as destination operands. When a register or a constant is specified as a source operand, the destination string is filled with <m> elements equal to the value of the <source> operand. <m> is unsigned.

Trap conditions: Addressing traps

Data status bits: All cleared

Terminating conditions: m elements moved

Example:

Fill local data area of routine (excluding header) with the largest negative word value (bit pattern equivalent to float minus zero) with the intention of facilitating detection of uninitialized variables

W1 := 080000000H W BMOVE W1, B.20, AREASIZE

15.2 Data type conversion

For	rmat:	t1 t2CONV <source r="" t1=""/> , <dest t2="" w=""></dest>		
	sembly tation	Name	Hex code	Octal code
BI BI BI	BYCONV HCONV WCONV FCONV DCONV	bit to byte convert bit to halfword convert bit to word convert bit to float convert bit to double float convert	OFD44H OFD45H OFD46H OFD47H OFD48H	176504B 176505B 176506B 176507B 176510B
BY BY BY	BICONV HCONV WCONV FCONV DCONV	byte to bit convert byte to halfword convert byte to word convert byte to float convert byte to double float convert	OFD49H OFD4AH OFD4BH OFD4CH OFD4DH	176511B 176512B 176513B 176514B 176515B
H H H H	BICONV BYCONV WCONV FCONV DCONV	halfword to bit convert halfword to byte convert halfword to word convert halfword to float convert halfword to double float convert	OFD4EH OFD4FH OFD5OH OFD51H OFD52H	176516B 176517B 176520B 176521B 176522B
W W W W	BICONV BYCONV HCONV FCONV DCONV	word to bit convert word to byte convert word to halfword convert word to float convert word to double float convert	OFD53H OFD54H OFD55H OFD56H OFD56H OFD57H	176523B 176524B 176525B 176526B 176527B
F F F F	BICONV BYCONV HCONV WCONV DCONV	float to bit convert float to byte convert float to halfword convert float to word convert float to double float convert	OFD58H OFD59H OFD5AH OFD5BH OFD5CH	176530B 176531B 176532B 176533B 176534B
D D D D	BICONV BYCONV HCONV WCONV FCONV	double float to bit convert double float to byte convert double float to halfword convert double float to word convert double float to float convert	OFD5DH OFD5EH OFD5FH OFD6OH OFD61H	

Norsk Data ND-05.009.03 EN

Operation: (source) type converted from t1 to t2 -> (dest)

Description:

The <source> operand of type t1 is converted to data type t2 and the result is stored in the <dest> operand. The result is not rounded.

For integer types, conversion of shorter to a longer data type is by sign extension. Conversion of longer to shorter data types is by truncation of the most significant bits and may cause integer overflow. Conversion from float to integer may also cause integer overflow.

Conversion from bit implies that the result is zero if the bit is cleared and one if the bit is set. Conversion to bit implies that the bit is set if the source is different from zero, otherwise it is cleared.

Trap conditions: Addressing traps, Integer Overflow

Data status bits:

result = 0 -> Z result.signbit -> S

Example:

Load the byte variable SHORTINT to W2 with sign extension to word

BY WCONV SHORTINT, W2

Fo	Format: t1 t2CONR <source r="" t1=""/> , <dest t2="" w=""></dest>			
	sembly tation	Name	Hex code	Octal code
F	BYCONR	float to byte convert with rounding	OFE70H	177160B
D	BYCONR	double float to byte convert with rounding	OFE71H	177161B
F	HCONR	float to halfword convert	OFE72H	1 7 7162B
D	HCONR	with rounding double float to halfword convert with rounding	OFE73H	177163B
F	WCONR	float to word convert with rounding	OFE74H	177164B
D	WCONR	double float to word convert	OFE75H	177165B
W	FCONR	with rounding word to float convert	OFE83H	177203B
D	FCONR	with rounding double float to float convert with rounding	OFE84H	177204B

15.3 Data type conversion with rounding

Operation: <source> converted from t1 to t2 with rounding -> <dest>

Description:

The <source> operand of type t1 is converted to data type t2 with the result stored in the <dest> operand. The result is rounded.

Trap conditions: Addressing traps, Integer Overflow

Data status bits:

result = 0 -> Z
result.signbit -> S

Example:

The R2nd value in the double-precision array described by RESULTS is rounded to the R2nd element of halfword argument ROUNDEDRESULT

D HCONR DESC(RESULTS)(R2), IND(B.ROUNDEDRESULT)(R2)

258

15.4 Load address

Form	at:	tn	LADDR	<pre><operand aa="" pre="" t<=""></operand></pre>	>	
Asse nota	•	Name			Hex code	Octal code
BIn BYn Hn Wn Fn Dn	LADDR LADDR LADDR LADDR LADDR LADDR	byte halfw word float	load add load ad	lress 1 address 1ress	OFE2OH+(n-1) OFE24H+(n-1) OFE28H+(n-1) OFD3CH+(n-1) OFD3CH+(n-1) OFE2CH+(n-1)	177040B+(n-1) 177044B+(n-1) 177050B+(n-1) 176474B+(n-1) 176474B+(n-1) 177054B+(n-1)

Operation: addr(<operand>) -> Rn

Description:

The address of the operand is loaded into the specified register. Registers and constants have no address in memory and are illegal as operands.

Formats other than Wn are used to give the correct scaling factor if <operand> is indexed. Fn is equivalent to Wn, but may improve readability.

Trap conditions: Addressing traps

Data status bits: address = $0 \rightarrow Z$

Example:

Load the address of the R3rd element of the halfword array argument TABLE into R1

H1 LADDR B.TABLE(R3)

15.5 Load address into record register

Form	at:	t RLADDR <operand aa="" t=""></operand>		
	embly ation	Name	Hex code	Octal code
BI BY H W F D	RLADDR RLADDR RLADDR RLADDR RLADDR RLADDR	bit load address to R byte load address to R halfword load address to R word load address to R float load address to R double float load address to R	OFC55H OFC5AH OFCB1H OBEH OBEH OFCB2H	176125B 176132B 176261B 276B 276B 176262B

Operation: $addr(\langle operand \rangle) \rightarrow R$

Description:

The address of the operand is loaded into the record register. Registers and constants have no address in memory and are illegal as operands.

Trap conditions: Addressing traps

Data status bits: address = $0 \rightarrow Z$

Example:

Load R with the base address of the first stack frame below the current stack frame

W RLADDR IND(B.O)

15.6 Load address into base register

Form	at:	t BLADDR <operand aa="" t=""></operand>		
	mbly tion	Name	Hex code	Octal code
BI BY H W F D	BLADDR BLADDR BLADDR BLADDR BLADDR BLADDR	bit load address to B byte load address to B halfword load address to B word load address to B float load address to B double float load address to B	OFCB3H OFCBCH OFD37H OFD63H OFD63H OFD38H	176263B 176274B 176467B 176543B 176543B 176543B

Operation: addr(<operand>) -> B

Description:

The address of the operand is loaded into the local base register. Registers and constants have no address in memory and are illegal as operands.

Trap conditions: Addressing traps

Data status bits: address = 0 -> Z

Example:

Load B with the address of argument NEWB

W BLADDR B.NEWB

Format:	Wn CHAIN <address aa="" w="">,<offset r="" w="">,<no levels="" of="" r="" w=""></no></offset></address>				
Assembly notation	Name	Hex code	Octal code		
Wn CHAIN	load address of multilevel chain to register	OFD6CH+(n-1)	176554B+(n-1)		
Operation:	<pre><address> -> Wn for i in (1<no levels="" of="">) while ((Wn)+<offset>) >< 0 ((Wn) + <offset>) -> Wn enddo</offset></offset></no></address></pre>	do			

15.7 Load address of multilevel chain

Description:

Follow a link <no of levels> steps and load the specified register with the base address of the next data element. This instruction is used by language processors for making references to variables declared in an outer procedure. <offset> will usually be the B relative address of the static link (the base address of the local variables of an enclosing procedure), <address> the current B register value, and <no of levels> the difference between the current static level and the level where the variable was declared.

If the next link in the chain is zero, the operation is terminated, Wn will contain the last element in the link (pointing to a zero location) and the K flag is set. This will also cause an illegal operand value trap condition.

A negative <no of levels> will cause an illegal operand value trap condition. <no of levels> equal to zero will have the same effect as a LADDR instruction.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: Last address.signbit -> S

Example:

Load W1 with stack base address of a procedure five static levels up, the static link is found in local variable STATLINK

W1 CHAIN B.STATLINK, STATLINK, 5

262

15.8 Load index

Format: tn LIND $\langle index/r/t \rangle, \langle lower/r/t \rangle, \langle upper/r/t \rangle$			er/r/t>
Assembly notation	Name	Hex code	Octal code
BYn LIND Hn LIND Wn LIND Fn LIND Dn LIND	byte load index halfword load index word load index floating load index double floating load index	OFDOCH+(n-1) OFD1OH+(n-1) OACH+(n-1) OFFC8H+(n-1) OFFCCH+(n-1)	254B+(n-1) 177710B+(n-1)
Operation: <index> -> Rn if <index> is less than <lower> or <index> is greater than <upper> then 1->K illegal index trap condition else 0->K endif</upper></index></lower></index></index>			

Description:

An array index value is loaded into the specified register, checking the value against the <lower> and <upper> bounds. If the <index> operand is less than the <lower> operand or greater than the <upper> operand, the status flag bit (K) is set and an illegal index trap condition occurs. Otherwise the K flag is reset.

Trap conditions: Addressing traps, Illegal IndeX

Data status bits:

<index> = 0 -> Z
<index>.signbit -> S

Example:

Load R2 with the byte value IX, with limits -10 and 10

BY2 LIND IX, -10, 10

15.9 Calculate index

Format:	Format: tn CIND <index r="" t="">,<lower r="" t="">,<upper r="" t=""></upper></lower></index>		
Assembly notation	Name	Hex code	Octal code
BYn CIND Hn CIND Wn CIND Fn CIND Dn CIND	byte calculate index halfword calculate index word calculate index floating calculate index double float. calcul. index	OFD14H+(n-1) OFD18H+(n-1) OBOH+(n-1) OFFDO+(n-1) OFFD4+(n-1)	260B+(n-1) 177720B+(n-1)
Operation: Rn * (<upper> - <lower> + 1) + <index> -> Rn if <index> is less than <lower> or <index> is greater than <upper> then 1->K illegal index trap condition else 0->K endif</upper></index></lower></index></index></lower></upper>		Rn	

Description:

The address of an element in a multi-dimensional array is calculated. The range of the dimension, $\langle upper \rangle - \langle lower \rangle + 1$, is multiplied by the contents of the specified register. $\langle index \rangle$ is added to the product and the result loaded into the specified register. If $\langle index \rangle$ is less than the $\langle lower \rangle$ operand or greater than the $\langle upper \rangle$ operand, the flag bit (K) is set and an illegal index trap condition occurs.

Trap conditions: Addressing traps, Integer Overflow, Illegal IndeX

Data status bits:

result = 0	-> Z
result.signbit = 0	-> S
overflow	-> 0

Example:

Assuming ARRAY is declared with limits ARR(1..3,5..10,2..9), load W1 with the address of ARR(IX1,IX2,IX3), where the indexes are local halfword variables

H1	CIND	IX1,	1,	3
H1	CIND	IX2,	5,	10
H1	CIND	IX3,	2,	9

15.10 No operation

Format: NOOP

Assembly	Name	Hex	Octal
notation		code	code
NOOP	no operation	003H	003B

Operation: None

Description:

The no operation instruction may be used for deleting code from a program or to leave open space for later modifications.

Trap conditions: None

Data status bits: Unaffected

Example:

NOOP

15.11 Set flag

Format:	SETK				
Assembly notation	Name	Hex code	Octal code		
SETK	set flag	OFEO2H	177002B		
Operation:	1 -> K bit of status register				
Description:					
Set the flag	Set the flag bit of the status register				
Trap condit	Trap conditions: None				
Data status	Data status bits: Unaffected				
Example:					
SETK					

15.12 Clear flag

Format: CLRK

Assembly	Name	He x	Octal
notation		code	code
CLRK	clear flag	OFEO3H	177003B

Operation: $0 \rightarrow K$ bit of status register

Description:

Clear the flag bit of the status register

Trap conditions: None

Data status bits: Unaffected

Example:

CLRK

15.13 Get buddy element

Format:	Wn GETB <log by="" r="" size=""></log>		
Assembly notation	Name	Hex code	Octal code
Wn GETB	get buddy element from heap	OFE4CH+(n-1)	177114B+(n-1)
Operation:	peration: Allocates element of size 2** <log size=""> words Address of element -> Wn</log>		ords

Description:

Allocate an element of size $2^{**}\langle \log size \rangle$ words from the heap.

If an element of the given size is available, it is removed from the freelist and its address is returned to the specified register. Otherwise the list is examined for larger elements. If none are available, a stack overflow trap condition occurs. If a larger element is found, it is removed from its freelist and chopped into halves until an element of the desired size can be allocated. The other half of the chopped element(s) will be added to the appropriate freelists.

The administration of the heap is described in section 3.3. When executing the GETB instruction, the TOS register must point to the variables describing the heap.

Trap conditions: Addressing traps, Stack Overflow

Data status bits: Unaffected

Example:

Allocate a 64 word data block from the heap, leaving its address in W3

W3 GETB 6

15.14 Free buddy element

Format:	FREEB	<log by="" r="" size="">,<element s="" w=""></element></log>		
Assembly notation	Name		Hex code	Octal code
FREEB	free bud	ldy	OFDB6H	176666B

Operation: Release <element> of size 2**<log size> words to heap

Description:

The specified <element> is appended to the appropriate freelist of the heap. Elements are not combined; this may be done by a trap handler for the stack overflow condition.

The administration of the heap is described in section 3.3. When executing the FREEB instruction, the TOS register must point to the variables describing the heap.

Write access to the <element> is required, but if <element> is addressed with a DESC prefix, the index register is not updated.

Trap conditions: Addressing traps

Data status bits: Unaffected

Example:

Release string LINE of length 128 bytes to heap (LINE is a descriptor)

FREEB 5, IND(LINE)

15.15 PLCCN - Convert PLANC descriptor to ND-500 descriptor ('87 extension)

Format: W PLCCN <source/r/W>,<destination/w/W>

Assembly notation	Name	Hex code	Octal code
W PLCCN	convert to ND-500 descriptor	FFFDH	177775В
Operation:	(u-l+1) -> N a + 1 -> A		

Description:

A PLANC descriptor is converted to an ND-500 descriptor.

The descriptors are as shown below:

Planc descriptor

ND-500 descriptor

address	(a)
lower	(1)
upper	(u)

Number of	elements	(N)
Address		(A)

Data Status Bits:	
Number of elements = 0	-> Z
Signbit	-> S

15.16 <u>NCPLC - Convert ND-500 descriptor to PLANC descriptor ('87</u> <u>extension)</u>

Format: W NCPLC <source/r/W>,<destination/w/W>

Assembly	Name	Hex	Octal
notation		code	code
W NCPLC	convert to PLANC descriptor	FFFEH	177776B

Operation: A -> a 0 -> 1 N - 1 -> u If u-1+1 < 0, 0 -> N

Description:

Convert ND-500 descriptor to planc descriptor.

The descriptors are as shown below:

ND-500 descriptor

Planc descriptor

Number of	elements	(N)
Address		(A)

address	(a)
lower	(1)
upper	(u)

Data Status Bits: Upper = 0 -> Z Signbit -> S

Assembly notation	Name	Hex code	Octal code	
CLINIT	initalize CPU's clock	FF1EH	177436в	
Operation:	0 -> <clock></clock>			
Description:				
Privileged instruction				
The CPU contains a local clock running at 1 microsecond cycle time.				
Clock is reset and started.				
Trap Conditions: None				
Data Status Bits: Unaffected				

15.17 CLINIT - Initialize local clock ('87 extension)

15.18 CLREAD - Read local clock ('87 extension)

Assembly	Name	Hex	Octal
notation		code	code
CLREAD	read CPU's clock	FF1FH	177437B

Operation: <clock> -> W1


Description:

The clock value is read into register number 1. Time is an integer value giving the number of microseconds since the last CLINIT instruction.

Note that the clock counts for a periode of $2^{**}32$ microseconds after which it starts from zero again.

Trap Conditions: None

Data Status Bits: <clock> = 0 -> Z <clock>.signbit -> S



16.1 Disable process switch

Format: SOLO

Assembly	Name	Hex	Octal
notation		code	code
SOLO	disable process switch	OFEOOH	177000B

Operation: disables process switch for maximum 256 micro-cycles

Description:

Ensure that instructions up to the next TUTTI instruction are executed as an indivisible sequence of operations. SOLO is used for syncronizing purposes and implementation of protection mechanisms.

If the disable process switch is disabled for more than 256 microcycles, a disable process switch timeout occurs. Most simple instructions execute in one microcycle per operand specifier.

No enabled trap conditions may occur when the process switch is disabled, as any trap handling will take more than 256 micro-cycles and cause timeout. Non-ignorable and fatal traps cause a disable process switch error trap.

In privilege mode there is no limitation to the duration of a SOLO operation. Unprivileged users are not allowed to run in SOLO for more than 256 cycles. In the 500/2 implementation, these are microcycles. In the ND-5000 implementation they are macroinstruction cycles.

Disable process switch timeout occurs if unprivileged users attempt to repeat SOLO's.

Trap conditions: Disable process switch Timeout, Disable process switch Error

Data status bits: Unaffected

Example:

SOLO

16.2 Enable process switch

Format:	TUTTI
---------	-------

Assembly	Name	Hex	Octal
notation		code	code
TUTTI	enable process switch	OFE01H	177001B

Operation: process switch is enabled

Description:

The complement of SOLO; allows normal interleaving of process execution in the system.

Trap conditions: None

Data status bits: Unaffected

Example:

TUTTI

Format	:	BY TSET <operand by="" rwl=""></operand>		
Assemb notati	•	Name	Hex code	Octal code
BY T	SET	test and set	OFD40h	176500B
Operat	ion:	lock read operand and set sta set operand to all ones unlock	tus bits	

Description:

The TSET instruction performs the two necessary memory accesses uninterruptible by other processors or by channels connected to the memory system. It may therefore be used to implement processor synchronization. The TSET instruction always reads the contents of main memory, even if the addressed data are present in cache memory. The cache is updated for later references by ordinary load instructions.

The TSET instruction is valid in the MPM-IV and later memory systems. In installations using MPM-III, it will work algorithmically as specified here but the memory operations are independent and other memory accesses may interfere.

Register and constant operands are illegal, and will cause an illegal operand specifier trap condition.

Trap conditions: Addressing traps, Illegal Operand Specifier

Data status bits:

operand was zero before store -> Z operand was negative before store -> S

Example:

Set byte variable RESERVE to all ones

BY4 TSET RESERVE

16.4 Break point

Format:	BP		
Assembly notation	Name	Hex code	Octal code
BP	break point instruction	002H	002B

Operation: Cause a break point instruction trap condition

Description:

This instruction causes a break point instruction trap condition. If the break point trap is not enabled, it will cause an illegal instruction code trap condition.

The BP instruction is intended for program debugging and the trap handler will normally invoke a debug routine.

Trap conditions: BreakPoint instruction Trap, Illegal Instruction Code

Data status bits: Unaffected

Example:

ΒP

16.5 Set bit in trap enable register

Format:	SETE <bit by="" no="" r=""></bit>		
Assembly notation	Name	Hex code	Octal code
SETE	set bit in own trap enable register	OFD39H	176471B
Operation:	Set bit <bit no=""> in own trap enable reg</bit>	ister	

Description:

The specified bit in the Own Trap Enable (OTE) register is set. The {bit no> operand is compared with a modify mask (TEMM) found in the domain description table. If a bit in this mask is set, the corresponding bit in the local trap enable register is modifiable. An attempt to modify a non-modifiable bit will cause an condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: Unaffected

Example:

Enable the integer Overflow trap

SETE 9

16.6 <u>Clear bit in trap enable register</u>

Format: CLTE <bit no/r/BY>

Assembly notation	Name	Hex code	Octal code
CLTE	clear bit in own trap enable register	OFD3AH	176472B
Operation:	Clear bit <bit no=""> in own trap enable re</bit>	egister	

Description:

The specified bit in the Own Trap Enable register is cleared. An ignorable trap condition will be ignored and no trap handler invoked unless the corresponding MTE bit is set. A non-ignorable trap condition will be propagated to the mother domain.

The

bit no> operand is compared with a modify mask (TEMM) found in the domain description table. If a bit in this mask is set, the corresponding bit in the local trap-enable register is modifiable. An attempt to modify a non-modifiable bit will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: Unaffected

Example:

Disable Single Instruction Trap

CLTE 17

16.7 Load special register

Format: special register := <operand/r/W>

Assembly	Name	Hex	Octal
notation		code	code
L:= HL:= ST1:= OTE1:= OTE2:= TOS:= THA:=	load link register load upper limit register load lower limit register load 1st status register load 1st own trap enable register load 2nd own trap enable register load top of stack register load trap handler register	OFD3BH OFDB7H OFDB8H OFDB9H OFDBBH OFDBCH OFDBDH OFDCAH	176473B 176667B 176670B 176671B 176673B 176674B 176675B 176712B

Operation:

Description:

Special registers can be loaded with this group of instructions.

Some of the bits in the status register (listed in the Status bits survey section) are not modifiable. When loading the Own Trap Enable register, the operand is compared with a modify mask (TEMM) found in the domain description table. If a bit in this mask is set, the corresponding bit in the trap enable register is modifiable. An attempt to modify a non-modifiable bit in the Own Trap Enable register will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits:

<operand> = 0 -> Z
<operand>.signbit -> S

The instruction ST1:= will load the data status bits from the operand. Setting status bits that are modified after each instruction is legal but meaningless, as they will be cleared before the next instruction. These include bits in the range 17 to 25, 27 and 28.

Example:

Restore the TOS register from the current top of stack after a call to a routine entered through ENTM

TOS:= B.SP

Assembly notation Name	code	Octal code
L=: store link register HL=: store high limit register LL=: store low limit register ST1=: store 1st status register OTE1=: store 1st own trap enable register OTE2=: store 2nd own trap enable register MTE1=: store 1st mother trap enable registe MTE2=: store 2nd mother trap enable register CTE1=: store 1st child trap enable register CTE2=: store 2nd child trap enable register TEMM1=: store 1st trap enable modification m TEMM2=: store current executing domain CAD=: store current alternative domain PS=: store top of stack register THA=: store trap handler register P=: store program counter	r OFD71H OFE50H OFE51H ask OFE52H	176700B 176701B 176702B 176703B 176705B 176706B 176560B 176561B 177120B 177121B 177122B 177122B 177123B 177124B 177125B 177125B 177174B 176711B 176713B 176542B

special register =: <operand/w/W>

16.8 Store special register

Operation: special register -> <operand>

Description:

Store the contents of a special register into a specified operand.

When storing the program counter (P=:), the contents of the operand will be the address of the P=: instruction.

Trap conditions: Addressing traps, illegal operand specifier

Data status bits:

special register = 0 -> Z
special register.signbit -> S

The instruction ST1=: does not affect the data status bits.

284

Format:

16.9 Integer float register communication

Format:

	An=: <operand w=""> En=: <operand w=""> An:= <operand r="" w=""> En:= <operand r="" w=""></operand></operand></operand></operand>		
Assembly notation	Name	Hex code	Octal code
-			- · · ·
An:=	load most significant part of double float register	OFE30H+(n-1)	177060B+(n-1)
En:=	load least significant part of double float register	OFE34H+(n-1)	177064B+(n-1)
An=:	store most significant part of double float register	OFE38H+(n-1)	177070B+(n-1)
En=:	store least significant part of double float register	OFE3CH+(n-1)	177074B+(n-1)

Operation:

An:=	load most significant part of double float register
En:=	load least significant part of double float register
An=:	store most significant part of double float register
En=:	store least significant part of double float register

Description:

Load/store the most significant or least significant 32 bits of the double float registers. Note that a float register is equivalent to the most significant part of a double float register.

When a register is specified as an operand, the general integer registers are used. Thus, these instructions can transfer data between integer and float registers without performing any type conversion.

Trap conditions: Addressing traps

Data status bits:

source register = 0 \rightarrow Z source register.signbit \rightarrow S

Example:

Store least significant part of D3 in local variable LEAST

E3 =: B.LEAST

Hex

16.10 Data cache clear

Format: DCC

Assembly notation

code code 0FF15H 177425B

Octal

DCC data cache clear

Name

Operation: Dump dirty

Description:

Data in the data cache are marked as invalid. Data marked dirty is dumped to memory. The data cache should be cleared after a DMA transfer has been performed to ensure that the cache contents are consistent with main memory contents.

If no cache is present, the instruction has no effect.

Trap conditions: None

Data status bits: Unaffected

Example:

DCC

16.11 DDIRT - Dump dirty ('87 extension)

Assembly	Name	Hex	Octal
notation		code	code
DDIRT	dump dirty	FFFAH	177772В

Operation: Dump dirty

Description:

Data marked dirty in the data cache is written to the memory.

If no cache is present, the instruction has no effect.

Trap Conditions: None

Data Status Bits: Unaffected

Example:

DDIRT

OFF14H 177424B

16.12 Program cache clear

Format:	PCC		
Assembly		Hex	Octal
notation	Name	cođe	code

Operation: Clear program cache

Description:

Data in the program cache are marked as invalid.

program cache clear

If no cache is present, the instruction has no effect.

Trap conditions: None

Data status bits: Unaffected

Example:

PCC

PCC

16.13 Data memory management on

Format:	DMON	
Assembly notation	Name	Hex Octal code code
DMON	data memory management on	OFF16H 177426B

Operation: turn on data memory management system

Description:

Privileged instruction.

Following data accesses will be mapped on a physical segment through the memory management system, rather than being interpreted directly as physical addresses.

If the data memory management system is already turned on, the instruction has no effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

Example:

DMON

16.14 Program memory management on

Format:	PMON		
Assembly notation	Name	Hex code	Octal code
PMON	program memory management on	OFF17H	177427B
Operation:	turn on program memory management system L -> P		

Description:

Privileged instruction.

Following instruction accesses will be mapped on a physical segment through the memory management system, rather than being interpreted directly as physical addresses.

The virtual address of the next instruction to be executed is found in the L register.

If the program memory management system is already turned on, control is transferred to the instruction pointed to by the L register and the instruction has no further effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

Example:

PMON

16.15 Data memory management off

Format:	DMOF		
Assembly notation	Name	Hex code	Octal code
DMOF	data memory management off	OFF18H	I 177430B

DMOF data memory management off OFF18H 177430B

Operation: turn off data memory management system

Description:

Privileged instruction.

Following data accesses will be interpreted directly as physical addresses, rather than being mapped on a physical segment through the memory management system.

If the memory management system is already turned off, the instruction has no effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

Example:

DMOF

16.16 Program memory management off

Format:	PMOF	
Assembly notation	Name	Hex Octal code code
PMOF	program memory management off	OFF19H 177431B

Operation: turn off program memory management system L -> P

Description:

Privileged instruction.

Following instruction accesses will be interpreted directly as physical addresses, rather than being mapped on a physical segment through the memory management system.

The physical address of the next instruction to be executed is found in the L register.

If the program memory management system is already turned off, control is transferred to the physical address specified by the L register and the instruction has no further effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

Example:

PMOF

16.17 Read Written In Page table

Form	at:	tn	RWIP	<bit or<="" th=""><th>group no.</th><th>/r/W></th><th></th></bit>	group no.	/r/W>	
Asse nota	•	Name				Hex code	Octal code
BIn Hn	RWIP RWIP		WIP b: WIP g:	-			177224B+(n-1) 177230B+(n-1)

Operation: specified WIP bit or group \rightarrow Rn

Description:

Privileged instruction.

A bit or 16 bit group is read from the Written In Page table into the specified register. The operand specifies the physical memory page number (BIn RWIP) or physical page number/16 (Hn RWIP).

A bit set in this table indicates that the page has been written into and must be written back to disk before being replaced with another one. The bit is automatically set by hardware and is used by the swapper routines.

In hardware there are separate WIP tables for program and data. RWIP will return a logical OR of the two tables, making them appear as one. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration. Only the lower 25 bits of the bit number are significant. Reading bits representing nonexisting memory will give a zero result.

Trap conditions: Addressing traps, Illegal Instruction Code

Data status bits:

bit or bit group = $0 \rightarrow Z$

16.18 Clear Written In Page bit

Format: BI ZWIP <bit no./r/W>

Assembly notation		Hex code	Octal code
BI ZWI	P clear WIP	bit OFE9CH	177234B

Operation: $0 \rightarrow$ specified WIP bit

Description:

Privileged instruction.

The specified bit in the Written In Page table is cleared. This instruction is used by the swapper routines after a new page has been read from disk into physical memory.

In hardware there are separate WIP tables for program and data. ZWIP will clear both tables. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

Data status bits: Unaffected

294

16.19 Clear Written In Page table

Format: CWIP

Assembly notation	Name	Hex code	Octal code
CWIP	clear WIP table	OFF1BH	177433B
Operation:	0 -> entire WIP table		

Description:

Privileged instruction.

The entire written in page table is cleared. This instruction is used by the swapper routines.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

16.20 Read Page Used table

Format: tn RPGU <bit or group no./r/W>

Asse	mbly	Name	Hex	Octal
nota	tion		code	code
BIn	RPGU	read PGU bit		177210B+(n-1)
Hn	RPGU	read PGU group		177214B+(n-1)

Operation: specified PGU bit or group -> Rn

Description:

Privileged instruction.

A bit or 16-bit group is read from the Page Used table into the specified register. The operand specifies the physical memory page number (BIn RPGU) or physical page number/16 (Hn RPGU).

A bit set in this table indicates that the page has been used in some instruction since the last time the bit was cleared. The bit is automatically set by hardware, and is used by the swapping routines.

In hardware there are separate PGU tables for program and data. RPGU will return a logical OR of the two tables, making them appear as one. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration. Only the lower 25 bits of the bit number are significant. Reading bits representing nonexisting memory will give a zero result.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

Data status bits:

bit or bit group = $0 \rightarrow Z$

16.21 Clear Page Used bit

Format: BI ZPGU <bit no./r/W>

Asse nota	•	Name	Hex code	Octal code
BI	ZPGU	clear PGU bit	OFE90H	177220B

Operation: 0 -> specified PGU bit

Description:

Privileged instruction.

The specified bit in the page used table is cleared. This instruction is used by the swapper routines after a new page has been read from disk into physical memory.

In hardware there are separate PGU tables for program and data. ZPGU will clear the specified bit in both tables. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical address.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

Data status bits: Unaffected

16.22 Clear Page Used table

Format: CPGU

Assembly	Name	Hex	Octal
notation		code	code
CPGU	clear PGU table	OFF1AH	177432B

Operation: 0 -> entire PGU table

Description:

Privileged instruction.

The entire page used table is cleared. This instruction is used by the swapper routines.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

16.23 Read I/O processor memory

Format: H RIOM <ND-100 addr/r/W>, <buffer/w/H>, <no of halfwords>

Assembly	Name	Hex	Octal
notation		code	code
H RIOM	read I/O processor memory	OFE76H	177166B

Operation: I/O processor memory -> ND-500 memory

Description:

Privileged instruction.

The I/O processor (ND-100) memory contents are copied to the ND-500 memory buffer through the ND-500 interface. The <ND-100 addr> specifies the physical ND-100 address and is usually private ND-100 memory, not directly addressable by the ND-500 .
 the fer> is a logical ND-500 address.

The ND-100 memory is accessed by DMA, and does not interrupt the ND-100 program execution.

Trap conditions: Addressing traps, Illegal Instruction Code, Illegal Operand Value

Data status bits: Unaffected

Example:

Copy one page (1024 halfwords) from ND-100 address 66000B to array PG

H RIOM 66000B:W, PG, 1024

16.24 <u>Clear translation speedup buffer</u>

Format:	PCTSB DCTSB		
Assembly	Name	Hex	Octal
notation		code	code
PCTSB	clear prog translation speedup buffer		177434B
DCTSB	clear data translation speedup buffer		177435B

Operation: $0 \rightarrow$ translation speedup buffer

Description:

Privileged instruction.

The entire program or data translation speedup buffer is cleared, forcing the following accesses to reinitialize the buffer from the capability table, segment table and page index table.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

Example:

DCTSB

16.25 Load bypassing cache

Form	at:	tn	RDUS	<source r="" t=""/>		
Asse nota	•	Name			Hex code	Octal code
BIn BYn Hn Wn	RDUS RDUS RDUS RDUS	load load	byte, halfw	bypass cache bypass cache ord, bypass cache bypass cache	OFEAOH+(n-1) OFEA4H+(n-1) OFEA8H+(n-1) OFEACH+(n-1)	177240B+(n-1) 177244B+(n-1) 177250B+(n-1) 177254B+(n-1)

Operation: <source> -> Rn

Description:

The operand is loaded from main memory, disregarding cache contents. This is primarily useful after a DMA transfer to memory has been performed to prevent use of obsolete data in the cache. Register and constant operands are illegal and will cause an illegal operand specifier trap condition.

If the shared segment bit in the capability table is set, the cache will under no circumstances be used for accesses to that segment. Thus in multiprocess applications it is usually unnecessary to use the RDUS instruction to ensure data consistency; the ordinary load (:=) will have the same effect.

The addressed data are also loaded into the cache for later references. If no cache is present, RDUS is equivalent to :=.

Trap conditions: Addressing traps, Illegal Operand Specifier

Data status bits:

<source> = 0 -> Z <source>.signbit -> S

Example:

Read the field STAT in the record pointed to by the R register into W3, not using the cache

W3 RDUS R.STAT

16.26 OPERATING SYSTEMS SUPPORT INSTRUCTIONS

The following instructions, described on page 303 to page 322, are for running low level operating systems tasks. These tasks, known as NUCLEUS, support communication between processors in a machine (intramachine communication) and between different machines (intermachine communications).

16.26.1 RHOLE - read from NUCLEUS Hole ('87 extension)

Format: BY RHOLE <=hole/r/by/I1=>,<=string/w/by/I2=>

Assembly notation	Name	Hex code	Octal code
BY RHOLE	Read hole	FE9EH	177236в
Operation:	while not end of strings do S(I1) -> D(I2),I1+1 -> I1, I2 enddo	+1 - > I2	

Description:

Bytes are moved from source hole to destination string until either source is empty or until destination is full.

String descriptor :

Length of source string Start address of string

Hole descriptor :

Hole number
Reserved

Trap Conditions:

No access to hole	:	PV trap. Nothing moved, registers
		unchanged.
The hole is not a message	:	IOV trap. Nothing moved, registers
Outside source or destination	:	unchanged. Descriptor Range Trap.

Data Status Bits:

Outside source: K = 0, I1, I2 Unchanged, DR trap condition.Outside destination: K = 1, I1, I2 Unchanged, DR trap condition.Source empty: K = 0, I1, I2 next element.Destination full: K = 1, I1, I2 next element.

16.26.2 WHOLE - write to NUCLEUS hole ('87 extension)

Format: BY WHOLE <=string/r/by/I1=>,<=hole/w/by/I2=>

Assembly notation	Name	Hex code	Octal code
BY WHOLE	Write hole	FE9DH	177235B
Operation:	while not end of strings do S(I1) -> D(I2),I1+1 -> I1, I2 enddo	2+1 -> I2	

Description:

Bytes are moved from source string to destination hole until either source is empty or until destination is full.

String descriptor :

Length of source string Start address of string

Hole descriptor :

Hole number Reserved

Trap Conditions:

No access to hole	:	PV trap. Nothing moved, registers
		unchanged.
The hole is not a message	:	IOV trap. Nothing moved, registers
		unchanged.
Outside source or destination	:	Descriptor Range Trap.

Data Status Bits:

Outside source: K = 0, I1, I2 Unchanged, DR trap condition.Outside destination: K = 1, I1, I2 Unchanged, DR trap condition.Source empty: K = 0, I1, I2 next element.Destination full: K = 1, I1, I2 next element.

Norsk Data ND-05.009.03 EN

16.26.3 SEND - Send to port ('87 extension)

Format: W1 SEND <hole number/r/W>

Assembly	Name	Hex	Octal
notation		code	code
W1 SEND	send to port	в6н	266B

Operation: I1 -> <hole numer>

Description:

Message of register 1 is sent to hole number as specified by the operand.

Trap Conditions: Protect violation, Illegal operand specifier

Data Status Bits: Unaffected

16.26.4 RECVE - Receive from port ('87 extension)

Format:	W1 RECVE <hole number="" r="" w="">,<number bytes="" of="" w=""></number></hole>				
Assembly notation	Name	Hex code	Octal code		
W1 RECVE	receive from port	В7Н	267в		
Operation:	<hole number=""> -> I1, length of message -> <number b<="" of="" td=""><td>oytes></td><td></td></number></hole>	oytes>			

Description:

Receive message from hole number. Message is returned in register 1. Size of message is returned in 'number of bytes'.

Trap Conditions: Protect violation, Illegal operand specifier

Data Status Bits: Unaffected

16.27 INSTRUCTIONS MANIPULATING REGISTER- AND CONTEXT BLOCK

Formats:

SREGBL <mask/r/W>,<address/r/W>
LREGBL <mask/r/W>,<address/r/W>
SCNTXT <mask/r/W>,<address/r/W>
LCNTXT <mask/r/W>,<address/r/W>,<process number/r/W>

Operation:

Load and store registers and context information indicated by 'mask' into addresses given by register number and offset address.

Description:

Register block layout used in store and load register block is the same as used in store and load context, as shown in chapter 2. Register number*4 gives displacement relative to the start of the save area (Program counter is register number=0).

Address is pointer to the save and load area to be used.

Registers residing in the domain information table are modified whenever they are changed. These registers are loaded from the domain information table before execution is started. It is not neccesary to save these registers in the save area when saving the context block or the register block. Thus, the domain information table registers may be excluded from the mask.

The LCNTXT and LREGBL instructions will load registers residing in the domain information table before execution is started. If registers residing in the domain information table are included in the 'mask', these registers are loaded into the domain information table from save area. Changing domain information table, by changing PS and/or CED, will cause domain information table registers of a new domain to be loaded. The privileged instruction bit(PIA) of the status word will also be modified according to the new domain information table.

The SCNTXT and SREGBL instructions will read registers residing in the domain information table and store them in the save area if included in the mask.

When loading registers residing in the domain information table or affecting the domain information selection according to 'mask', registers are loaded from context or register block addresses while the corresponding register is updated in the domain information table. Hence this gives an opportunity to start a process with a completely new register set. Note that this will only be possible when executed as a privileged instruction. When LREGBL is executed in non-privileged mode, it is not possible to modify the ST2, PS, CED, CAD, CTE, MTE and TEMM registers.

The CTE, MTE and TEMM registers cannot be changed by assembly instructions and since these registers do not have any corresponding hardware register, LREGBL should not attempt to modify these registers.

The LCNTXT and SCNTXT are privileged instructions, since these are using physical address when accessing the context block for load and store.

The meaning of 'mask' in REGBL and CNTXT load and store instructions are shown in the table below.

	be roaded.						
Reg.	Bit.no	Reg.	Bit.no	Reg. B	it.no	Reg. H	Bit.no
Р	0	A1	10	STS	20	MIC	30
L	1	A2	11	PS	21	OTE	31
В	2	A3	12	TOS	22	CTE	32
R	3	A4	13	LL	23	MTE	33
I1	4	E1	14	HL	24	TEMM	34
12	5	E2	15	THA	25	free	35
13	6	E3	16	CED	26	free	36
<u>14</u>	7	E4	17	CAD	27	free	37

* A '1' in bit position of the 'mask' will cause register to be loaded

16.27.1 <u>SREGBL - Save register block ('87 extension)</u>

Format: SREGBL <mask/r/W>,<address/r/W>

Assembly notation	Name	Hex code	Octal code
SREGBL	save register block	FFF7H	177767в
Operation:	Save register block registers in according to 'mask'.	specified a	ddress

Description:

The registers specified in the mask are stored in logical memory locations addressed by <address> plus register number*4. The register numbers are shown in chapter 2.

16.27.2 <u>LREGBL - Load register block ('87 extension)</u>

Assembly notation	Name	Hex code	Octal code
LREGBL	load register block	FFF6 H	177766в
Operation:	Load register block from logical to 'mask'.	address acc	ording

Format: LREGBL <mask/r/W>,<address/r/W>

Description:

The registers specified in the mask are loaded from logical memory locations addressed by <address> plus register number*4. The register numbers are shown in chapter 2.

When executed in non privileged mode, the 'mask' will be reduced to include only registers that may be modified by assembly instructions in non privileged mode.

When included in the mask, registers residing in the domain information table are loaded from the logical address to the domain information table pointed out by PS and CED as result of the LREGBL instruction.

16.27.3 <u>SCNTXT - Save context block ('87 extension)</u>

Format: SCNTXT <mask/r/W>,<address/r/W>

Assembly notation	Name	Hex code	Octal code
SCNTXT	save context	FFF9H	177771B
Operation:	Store context block registers in according to 'mask'.	specified a	ddress

Description:

Privileged instruction

Context block of current process number is saved in physical address according to 'mask'. If address = 0, context save area of the current process is used.

The registers specified in the mask are stored in locations addressed by <address> plus register number*4. The register numbers are shown in chapter 2.

When context save area is used, this is addressed by:

(process number+1)*400B + an operating system defined address.

16.27.4 LCNTXT - Load context block ('87 extension)

Format: LCNTXT <mask/r/W>,<address/r/W>,<process number/r/W>

Assembly notation	Name	Hex code	Octal code
LCNTXT	load context	FFF8H	177770В
Operation:	Load context block registers from according to mask.	specified	address

Description:

Privileged instruction

Context block of 'process number' is loaded from <u>physical address</u> according to 'mask'. If address = 0, context save area of the current process is used. If process number is less than 0, current process number is maintained.

The registers specified in the mask are loaded from locations addressed by <address> plus register number*4. The register numbers are shown in chapter 2.

When context block save area is used, this is addressed by:

(process number+1)*400B + an operating system defined address.

16.28 REXT - Read from device external to CPU ('87 extension)

Format: Wn REXT <device/r/W>

Assembly notation	Name	Hex code	Octal code	
Wn REXT	read from external	ffe8h	177750B+n-1	
Operation:	<device> -> In</device>			
Description:				
Privileged in	struction.			
	s read from external device into t es will be supported in later vers		d register.	
Device number	s:			
Device = 0 :	OCTO-bus / ACCP.			
Data Status Bits: Nothing read $1 \rightarrow K$ else $0 \rightarrow K$				

16.29 WEXT - Write to device external to CPU ('87 extension)

Format: Wn WEXT <device/r/W>

Assembly notation	Name	Hex code	Octal code	
Wn WEXT	write to external device	FFECH	177754B+n-1	
Operation:	In -> <device></device>			
Description:				
Privileged in	nstruction.			
Information : register. Fu	is written into external device fro rther devices will be supported in	om the speci later versi	ified ions.	
Register 'n'	is written to 'device'.			
Device number	rs:			
Device = 0 :	OCTO-bus / ACCP.			
Data Status Bits:				
Unab	Le to write data $1 \rightarrow K$			

Unable to write data $1 \rightarrow K$ else $0 \rightarrow K$

16.30 TOSSP - Special load of TOS ('87 extension)

Format: TOSSP := <operand/r/W>

Assembly notation	Name	Hex code	Octal code
TOSSP	special load of TOS	FE9F	177237B
Operation:	<pre><operand> -> TOS</operand></pre>		

Description:

The TOS register is loaded from the operand. Before the value is loaded, a check on magnitude greater than B.SP is performed. If true, a stack overflow trap condition exists.

Trap condition: Stack overflow trap

Data Status Bits: <operand> = 0 -> Z <operand>.signbit -> S

16.31 RPHS - Read from physical segment ('87 extension)

Assembly notation	Name	Hex code	Octal code		
RPHS	read from physical segment	FFF5H	177765в		
Operation:	while I1 > 0 do S(I4.I3) -> D(<domain number=""> I3 + 1 -> I3 I2 + 1 -> I2 I1 - 1 -> I1 enddo</domain>	S(I4.I3) -> D(<domain number="">.I2) I3 + 1 -> I3 I2 + 1 -> I2 I1 - 1 -> I1</domain>			
Description:					
Privileged in	nstruction				
Copy a number of bytes from physical address on physical segment to logical address on the domain.					
I1 : Number of bytes to be moved. I2 : Logical address on the domain. I3 : Address on the physical segment. I4 : Physical segment number. Operand : domain number.					
The copy operation is continued until the number of bytes left is					

Format: RPHS <domain number/r/W>

The copy operation is continued until the number of bytes left is equal to 0 (II = 0) or a page boundary is reached on the physical segment. Number of bytes to be moved is counted down and will be zero when the move operation is completed. Physical and logical addresses are incremented during the copy operation.

Data Status Bits:										
no bytes left	= 0						:	1	->	Ζ
page boundary	and	no	bytes	left	<	0	:	0	->	Ζ

16.32 WPHS - Write to physical segment ('87 extension)

Assembly notation	Name	Hex code	Octal code
WPHS	write to physical segment	FFF4H	1777 64B
Operation:	<pre>while I1 > 0 do S(<domain number="">.I2) -> D(I4 I3 + 1 -> I3 I2 + 1 -> I2 I1 - 1 -> I1 enddo</domain></pre>	.13)	

Format: WPHS <domain number/r/W>

Description:

Privileged instruction

Copy number of bytes from logical address on the domain to physical address on physical segment.

I1 : Number of bytes to be moved.
I2 : Logical address on the domain.
I3 : Address on the physical segment.
I4 : Physical segment number.
Operand : domain number.

The copy operation is continued until the number of bytes left is equal to 0 (I1 = 0) or a page boundary is reached on the physical segment. Number of bytes to be moved is counted down and will be zero when the move operation is completed. Physical and logical addresses are incremented during the copy operation.

Data Status Bits: no bytes left = 0 : 1 -> Z page boundary and no bytes left < 0 : 0 -> Z

16.33 CAD - load CAD ('87 extension)

Format: CAD := <operand/r/W>

Assembly notation	Name	Hex code	Octal code		
CAD	load CAD	FDBAH	176672B		
Operation:	<pre><operand> -> CAD</operand></pre>				
Description:					
Privileged instruction					
Load current alternative domain register.					
Data Status Dita					

Data Status Bits: Operand = 0 -> Z <Operand>.signbit -> S

16.34 JUMPS - Call supervisor ('87 extension)

Format: JUMPS <address/r/W>

Assembly notation	Name	Hex code	Octal code
JUMPS	call supervisor	в9н	271B
Operation:	P -> context.P B -> context.B <address> -> P <cpuno> -> W1</cpuno></address>		

Description:

Save P and B register in context block. Execution is started in $\langle address \rangle.$ The instruction implies SOLO mode.

W1 returns the ND-500/ ND-5000 CPU number.

Trap Conditions: None

16.35 SVERS - Store microprogram version ('87 extension)

Format: SVERS <destination/w/W>

Assembly notation	Name	Hex code	Octal code	
SVERS	store version	FFFBH	177773B	
Operation:	<pre><microprog.vers> -> <destination< pre=""></destination<></microprog.vers></pre>	>		
Description:				
Store microprogram version to destination address.				
Data Status Bits:				

Status bit set according to version.

16.36 <u>SCPUNO - Store CPU number ('87 extension)</u>

Format: SCPUNO <destination/w/W>

Assembly notation	Name	Hex code	Octal code		
SCPUNO	store CPU number	FFFCH	177774B		
Operation:	<cpuno> -> <destination></destination></cpuno>				
Description:					
Store CPU number in destination address.					

Data Status Bits:

Status bit set according to CPU number.

16.37 PHYLADR - Get physical address ('87 extension)

Format: tn PHYLADR <operand/aa/W>


Assembly notation	Name	Hex code	Octal code
tn PHYLADR	get physical address	FFFO+n-1	177760B+n-1
Operation:	tr(addr(operand)) -> In		

Description:

The specified index register is loaded with the logical address of operand translated to physical ND-500/ND-5000 address.

Trap Conditions:

Data Status Bits:



()

17 BINARY CODED DECIMAL INSTRUCTIONS (Option)

17.1 Introduction

These instructions are available only if the BCD hardware option is selected and the proper microprogram loaded.

BCD (PACKED) FORMAT

A BCD number is represented by coding each individual decimal digit using four bits, called a <u>nibble</u>. This significantly eases the translation to or from a printable form, ASCII characters in particular.

The digits 0 to 9 are coded by their binary equivalents:

Digit	Internal (binary) representation
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

The codes 1010 to 1111 are invalid as digits, but are used to represent the sign. Also the code 0000 represents the sign +. The sign is placed in the rightmost nibble, following the least significant digit.

+	0000
	1010
	1100
	1110
-	1011
	1101
unsigned	1111

Arithmetic operations will return results using 1100 for plus, 1101 for minus, but all sign codes are allowed in operands. Unsigned is treated as plus.

ASCII CODED DECIMAL NUMBERS

A decimal number may also be represented using the ASCII characters. Each digit occupies one byte (8 bits). The upper four bits of the byte, called the zone, have the value 0011 unless they are used to represent the sign. The lower four bits are encoded as for BCD numbers.

Before arithmetic operations are performed on the number, it must be packed into a BCD format (PPACK instruction).

A number consists of a sequence of ASCII digits which may be preceded or followed by a sign. The sign may occupy a separate byte containing the ASCII value of + (40B or 020H, or 53B or 02BH) or - (55B or 02DH). It may also be stored in the same byte as the rightmost or leftmost digit (embedded sign representation). When the sign is embedded, the byte containing the sign has the value as follows:

positive number:		173B 101B111B	07ВН 041Н049Н
(with or without parity)			
negative number:		175B 112B122B	07DH 04AH052H

The embedded sign format is also termed "overpunch" format.

When embedded, the sign byte is also allowed to be the ASCII digits alone. The sign is then positive. The ordinary digit values are also valid as embedded sign with + sign.

The five possible sign representations are

- embedded trailing, the rightmost byte contains the sign and the least significant digit
- separate trailing, the sign is represented by its ASCII code in a separate byte to the right of the least significant digit
- **embedded leading**, the leftmost byte contains the sign and the most significant digit
- separate leading, the sign is represented by its ASCII code in a separate byte to the left of the most significant digit

- unsigned

DESCRIPTOR FORMAT FOR ASCII AND BCD

A decimal number is addressed indirectly via a two word descriptor giving the sign representation, scaling factor, number of digits of the operand and the address of its first byte. Descriptor addressing is implicit in the BCD instructions.

The descriptor consists of two words (64 bits) with the following layout:

Bit no:	31 24	23 16	15	0
	SGN	SC	FW	
		Add	ress	

SGN: Sign representation of ASCII coded decimal:

bit 26 25 24 Sign representation:

0	0	0	embedded trailing
0	0	1	separate trailing
0	1	0	embedded leading
0	1	1	separate leading
1	0	0	unsigned

For BCD format the unsigned bit in the BCD descriptor is only valid for destination operands. Sign codes different from unsigned in the source operands are legal and effective even if the unsigned bit in the descriptor is set. The destination field will always be generated with the binary value 1111 in the sign nibble when the destination descriptor unsigned bit is set.

For ASCII operands, the unsigned bit in the descriptor is effective for all operands. If a sign code is detected in a source operand and the source descriptor unsigned bit is set, it is an condition. Destination operands are always generated in unsigned format when the unsigned bit in the descriptor is set.

SC: Scaling factor, specifying the position of the decimal point. Legal range is from -32 through +31. Negative values are represented as a two's complement byte. SC=0 indicates that the decimal point is immediately to the right of the least significant digit; SC>0 indicates that the decimal point is to the left of the least significant digit (the SC rightmost digits are the fractional part); SC<0 indicates that the decimal point is to the right of the least significant digit (the number has SC non-represented zeros to the right). FW: Field width, range 0 through 31; the number of nibbles (BCD packed) or bytes (ASCII) used to represent the number, including the sign. An unsigned ASCII number with embedded sign may be up to 31 digits, a BCD packed or ASCII number with separate sign may be up to 30 digits.

EMPTY OPERANDS

A field width of zero will cause a descriptor-range trap condition. The address is not checked; no addressing traps will occur from the address part of the descriptor.

DECIMAL OPERAND ADDRESSING

Decimal operands are never loaded into registers; both descriptors and numeric fields are always found in memory. The address field in the descriptor gives the address of the leftmost byte of the numeric field. For BCD (packed) operands the numeric field is right justified in (FW+1)/2 bytes; if the field width FW is odd the leftmost nibble in the leftmost byte is not significant. The operands of an instruction may have different scaling factors and field widths. The decimal points of the operand values are automatically aligned before the operation is executed. The result value is scaled according to the scale factor in the destination descriptor.

Descriptor addressing is implicit; a DESC prefix is not allowed in the operand specifier.

OPERAND OVERLAP

An operand may be used both as source and as destination, and is described by one descriptor or by two different descriptors with equal address fields.

ROUNDING

If the instruction specifies rounding the result value may be rounded before storing in the destination operand. If the result has one or more digits to the right of the least significant digit in the destination, the leftmost digit not stored is inspected. If this digit is 5, 6, 7, 8 or 9 the least significant digit actually stored is incremented by 1. Otherwise, the digits that are not stored are ignored.

If rounding is not specified in the instruction, digits to the right of the least significant digit represented will not affect the result.

STATUS BITS

Decimal instructions will affect BCD overflow, the invalid operation value, K flag, zero and sign bits. BCD overflow and the invalid operation may be taken care of by a trap handler.

BCD overflow occurs if the destination field is too narrow to hold the result value after rounding.

An invalid operation occurs if a code representing anything other than a digit is encountered in a digit position, or anything other than a sign code is encountered in the sign position. The numeric string is checked for illegal codes in all instructions.

The packed to binary conversion instruction may also cause integer overflow.

Data status bits (Zero, Sign) are set or reset after rounding (if specified), and after the result value has been scaled according to the destination descriptor.

The K flag is set upon BCD overflow or invalid operation, otherwise the flag is cleared.

NEGATIVE AND POSITIVE ZERO

A result value of zero from an instruction will usually have a positive sign code, or unsigned if so specified in the descriptor. Source operands of value zero may have positive or negative sign; negative zero is equivalent to positive zero and will compare as equal in the PCOMP instruction.

If significant digits are lost due to a BCD overflow, the result value will have the sign of what the correct result would have had. This may give a result value of negative zero. The Z and S bits in the status register are set the same as for a positive zero value (Z=1, S=0).

BCD OVERFLOW

On BCD overflow, the result is replaced by the correctly signed least significant digits.

Restriction on Scaling Difference in Packed Add

For add, subtract, and compare the following must hold:

-32<((operand1.field width+1)/2*2-(operand1.scaling factor)-((operand2.field width+1)/2*2-(operand2.scaling)))<32

otherwise it is an invalid trap condition.

17.2 Packed add

Format: PADD <=a/r/BCD=>, <=b/r/BCD=>, <=c/w/BCD=>

Assembly	Name	Hex	Octal
notation		code	code
PADD	packed add		177260в
PADDR	packed add rounded		177205в

Operation: $\langle a \rangle + \langle b \rangle - \rangle \langle c \rangle$

Description:

The $\langle a \rangle$ operand is added to the $\langle b \rangle$ operand and the sum is stored in the $\langle c \rangle$ operand.

The result is scaled according to the scale factor in the $\langle c \rangle$ operand before storing.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

Data status bits:

sum = 0 -> Z sum.signbit -> S BCD overflow -> BO BO or IVO -> K

Example:

Add local variables PRICE and TAX to form global value TOTAL

PADD B.PRICE, B.TAX, TOTAL

17.3 Packed subtract

Format: PSU	JB <=a/r/E	BCD=>, <=b/r/	'BCD=>, <=c	/w/BCD=>
-------------	------------	---------------	-------------	----------

Assembly	Name	Hex	Octal
notation		code	code
PSUB	packed subtract		177261B
PSUBR	packed subtract rounded		177206B

Operation: $\langle a \rangle - \langle b \rangle - \rangle \langle c \rangle$

Description:

The $\langle b \rangle$ operand is subtracted from the $\langle a \rangle$ operand and the difference is stored in the $\langle c \rangle$ operand.

The result is scaled according to the scale factor in the <c> operand descriptor before storing.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

Data status bits:

difference = 0	->	Ζ
difference.signbit	->	S
BCD overflow	->	BO
BO or IVO	->	Κ

Example:

Subtract local variable DISCOUNT from global variable TOTAL and round the resulting value before storing it

PSUBR TOTAL, B.DISCOUNT, TOTAL

17.4 Packed multiply

Format: PMPY $\langle =a/r/BCD = \rangle$, $\langle =b/r/BCD = \rangle$, $\langle =c/w/BCD = \rangle$

Assembly	Name	Hex	Octal
notation		code	code
PMPY	packed multiply		177264B
PMPYR	packed multiply rounded		177221B

Operation: $\langle a \rangle * \langle b \rangle - \rangle \langle c \rangle$

Description:

The $\langle a \rangle$ operand is multiplied by the $\langle b \rangle$ operand and the product is stored in the $\langle c \rangle$ operand.

The result is scaled according to the scale factor in the $\langle c \rangle$ operand descriptor before storing.

For PMPY/PMPYR, an operand with invalid $\underline{\text{digit}}$ * ZRO gives the result 0, not IVO.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

Data status bits:

product = 0	->	Z
product.signbit	->	С
BCD overflow	->	BO
BO or IVO	->	Κ

Example:

Multiply local variable PRICE with DISCOUNT giving local NET. Round the resulting value before storing it

PMPYR B.PRICE, DISCOUNT, B.NET

17.5 Packed compare

Format:	PCOMP	$\langle =a/r/BCD = \rangle$,	$\langle =b/r/BCD = \rangle$
---------	-------	--------------------------------	------------------------------

Assembly	Name	Hex	Octal
notation		code	code
PCOMP	packed compare	OFEB3H	177263B

Operation: $\langle a \rangle - \langle b \rangle$

Description:

The $\langle b \rangle$ operand is subtracted from the $\langle a \rangle$ operand and the status bits are set according to the result. The result is discarded.

Before the comparison is performed, the operands are automatically shifted to the same decimal point position (scale) and extended with zeros if necessary. An unsigned number is treated as positive, and positive and negative zero are equal.

Trap conditions: Addressing traps, InValid Operation

Data status bits:

difference = 0	->	Ζ
difference.signbit	->	S
IVO	->	Κ

Example:

Compare TOTAL with MAX and set status bits

PCOMP TOTAL, MAX

17.6 Packed shift

Format: PSHIFT <=source/r/BCD=>, <=dest/w/BCD=>

Assembly	Name	Hex	Octal
notation		code	code
PSHIFT	packed shift		177262В
PSHIFTR	packed shift rounded		177207В

Operation: <source> -> <dest>

Description:

The content of the <source> operand is shifted to the scaling factor of the <dest> operand and, if specified, rounded before storing it in the <dest> operand. The destination string is extended with zeroes if necessary.

With the exception of rounding, the value is not modified, but the number of decimal positions may be changed. If the <source> and <dest> operands have the same scaling factor, a move is performed.

If bit 26 in the descriptor of the <dest> operand is set, the value is stored with a sign code equal to 1111 (unsigned). Otherwise, <dest> will be given the sign of the <source> value.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

Data status bits:

value after rounding = 0	->	Z
value.signbit	->	S
BCD overflow	->	BO
BO or IVO	->	Κ

Example:

Copy SUBTOTAL to TOTAL

PSHIFT SUBTOTAL, TOTAL

17.7 Convert ASCII to packed

Format: PPACK	<=source/r	ASCII=>,	<=dest/	w/BCD=>
---------------	------------	----------	---------	---------

Assembly	Name	Hex	Octal
notation		code	code
PPACK	convert ASCII to packed	-	177265B
PPACKR	convert ASCII to packed rounded		177222B

Operation: <source> -> <dest>

Description:

The content of the <source> operand in ASCII coded decimal is packed into the <dest> operand in packed format. If specified, the value is rounded before storing it in the <dest> operand.

If bit 26 in the descriptor of the <dest> operand is set, the value is stored with a sign code equal to 1111 (unsigned). Otherwise, <dest> will be given the sign of the <source> value. The <source> value consists of ASCII digits and a sign according local variables PRICE and TAX to form global value TOTAL;

????the SGN code in the <source> descriptor only.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

Data status bits:

value after rounding = 0	->	Z
value.signbit	->	S
BCD overflow	->	BO
BO or IVO	->	Κ

Example:

Convert ASCII value IFIELD to packed VAR1

PPACK IFIELD, VAR1

17.8 Convert packed to ASCII

Format:	PUPACK <=source/r/BCD=>, <=dest/w/ASCI	I=>	
Assembly	Name	Hex	Octal
notation		code	code
PUPACK	convert packed to ASCII	ОFEB6н	177266в
PUPACKR	convert packed to ASCII rounded	ОFE93н	177223в

Operation: <source> -> <dest>

Description:

The content of the <source> operand in packed decimal format is unpacked into the <dest> operand in ASCII format. If specified, the value is rounded before storing it in the <dest> operand. The sign representation is determined by the SGN field in the <dest> descriptor.

The <dest> string is extended with leading ASCII zeros if necessary, and the parity bit for all digits will be zero.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

Data status bits:

value after rounding = 0	->	Ζ
value.signbit	->	S
BCD overflow	->	BO
BO or IVO	->	Κ

Example:

Unpack VAR1 into IFIELD and round the value according to the IFIELD descriptor

PUPACKR VAR1, IFIELD

17.9 Convert packed to binary word

Format:	Wn PWCONV <=source/r/BCD=>				
Assembly notation	Name	Hex code	Octal code		
Wn PWCONV	convert packed to binary	OFEBCH+(n-1)	177274B+(n-1)		
Operation:	<source/> -> Rn				

Description:

The contents of the <source> operand in packed decimal format are converted to binary format and loaded into the specified register. The fractional part of <source> is lost; no rounding is performed before the conversion.

On integer overflow the result is the least significant 32 bits of the binary result.

Trap	conditions:	Addressing	traps,	Integer	Overflow,	InValid
		Operation				

Data status bits:

value = O	->	Ζ
value.signbit	->	S
overflow	->	0
IVO or O	->	Κ

Example:

Convert IFIELD to an integer number in W1

W1 PWCONV IFIELD

17.10 Convert binary word to packed

Format:	Wn WPCONV <=dest/w/BCD=>	>	
Assembly notation	Name	Hex code	Octal code
Wn WPCONV	convert binary to packed	OFEB8H+(n-1)	177270B+(n-1)
Operation:	Rn -> <dest></dest>		

Description:

The contents of the specified word register are converted to packed decimal and stored in the <dest> operand. If the scaling factor of <dest> is negative, the least significant digits are lost. <dest> is extended with low order or high order zeros as required by the scaling factor.

Trap conditions: Addressing traps, BCD Overflow

Data status bits:


value = 0	->	Z
value.signbit	->	S
BCD overflow	->	BO
BO	->	Κ

Example:

Convert W1 to packed and store in IFIELD

W1 WPCONV IFIELD

338




Hexadecimal:

Name	Size	Operation		Hex layout
LOCAL	:S	ea=(B)+d*4	080H+xx	
LOCAL	:B	ea=(B)+d	OC1H	dd
LOCAL	:H	ea=(B)+d	OC2H	dd dd
LOCAL	:W	ea=(B)+d	ОСЗН	dd dd dd dd
LOCAL P.I.	: B	ea=(B)+d+p*(Rn)	OD4H+y	dd
LOCAL P.I.	: H	ea=(B)+d+p*(Rn)	OD8H+y	dd dd
LOCAL P.I.	:W	ea=(B)+d+p*(Rn)	ODCH+y	dd dd dd dd
LOCAL INDIRECT	: B	ea=((B)+d)	ОС5Н	dd
LOCAL INDIRECT	: H	ea=((B)+d)	осбн	dd dd
LOCAL INDIRECT	:W	ea=((B)+d)	OC7H	dd dd dd dd
LOCAL INDIRECT P.I.	:B	$ea=((B)+d)+p^{*}(Rn)$	OE4H+y	dd
LOCAL INDIRECT P.I.	:H	$ea=((B)+d)+p^{*}(Rn)$	OE8H+y	dd dd
LOCAL INDIRECT P.I.	:W	$ea=((B)+d)+p^{*}(Rn)$	OECH+y	dd dd dd dd
RECORD	:S	$ea = (R) + d^{*}4$	080H+xx	
RECORD	: B	ea=(R)+d	осэн	dd
RECORD	:H	ea=(R)+d	OCAH	dd dd
RECORD	:W	ea=(R)+d	OCBH	dd dd dd dd
PRE-INDEXED	:B	ea=(Rn)+d	OF4H+y	dd
PRE-INDEXED	:H	ea=(Rn)+d	OF8H+y	dd dd
PRE-INDEXED	:W	ea=(Rn)+d	OFCH+y	dd dd dd dd
ABSOLUTE		ea=a	ос4н	aa aa aa aa
ABSOLUTE P.I.	~	ea=a+(Rn)*p	OEOH+y	aa aa aa aa
CONSTANT	:S	op=c	000H+cc	
CONSTANT	:B	op=c	OCDH	cc
CONSTANT	:H	op=c	OCEH	cc cc
CONSTANT	:W	op=c	OCFH	cc cc cc cc
CONSTANT CONSTANT	:F	op=c	OCFH	cc cc cc cc
CONSTANT	:D	op=c	OCCH	cc cc cc cc
REGISTER		op=(Rn)	ODOH+y	cc cc cc cc
DESCRIPTOR		ea=A+p*(Rn)	OFOH+y	<pre><operand></operand></pre>
ALTERNATIVE		6u-11.p (101)	ос8н	<pre><operand></operand></pre>
Not used			осон	

Octal:

Name	Size	Operation		Octal layout
LOCAL	:S	ea=(B)+d*4	100B+dd	
LOCAL	:B	ea=(B)+d	301B	ddd
LOCAL	:H	ea=(B)+d	302B	ddd ddd
LOCAL	:W	ea=(B)+d	303B	ddd ddd ddd ddd
LOCAL P.I.	: B	ea=(B)+d+p*(Rn)	324B+y	ddd
LOCAL P.I.	: H	$ea = (B) + d + p^{*}(Rn)$	330B+y	ddd ddd
LOCAL P.I.	:W	ea=(B)+d+p*(Rn)	334B+y	ddd ddd ddd ddd
LOCAL INDIRECT	: B	ea = ((B) + d)	305B	ddd
LOCAL INDIRECT	:H	ea=((B)+d)	306в	ddd ddd
LOCAL INDIRECT	:W	ea=((B)+d)	307B	ddd ddd ddd ddd
LOCAL INDIRECT P.I.	: B	$ea=((B)+d)+p^{*}(Rn)$	344B+y	ddd
LOCAL INDIRECT P.I.	:H	$ea=((B)+d)+p^{*}(Rn)$	350B+y	ddd ddd
LOCAL INDIRECT P.I.	: W	$ea=((B)+d)+p^{*}(Rn)$	354B+y	ddd ddd ddd ddd
RECORD	:S	ea=(R)+d*4	200B+dd	
RECORD	: B	ea=(R)+d	311B	ddd
RECORD	:H	ea=(R)+d	312B	ddd ddd
RECORD	:W	ea=(R)+d	313B	ddd ddd ddd ddd
PRE-INDEXED	: B	ea=(Rn)+d	364B+y	ddd
PRE-INDEXED	:H	ea=(Rn)+d	370B+y	ddd ddd
PRE-INDEXED	:W	ea=(Rn)+d	374B+y	ddd ddd ddd ddd
ABSOLUTE		ea=a	304B	aaa aaa aaa aaa
ABSOLUTE P.I.		ea=a+(Rn)*p	340B+y	aaa aaa aaa aaa
CONSTANT	:S	op=c	000B+cc	
CONSTANT	: B	op=c	315B	ccc
CONSTANT	:H	op=c	316B	ccc ccc
CONSTANT	:W	op=c	317B	ccc ccc ccc ccc
CONSTANT	:F	op=c	317B	ccc ccc ccc ccc
CONSTANT	:D	op=c	314B	ccc ccc ccc ccc
REGISTER		op=(Rn)	320B+y	ccc ccc ccc ccc
DESCRIPTOR		ea=A+p*(Rn)	360B+y	<pre><pre>operand></pre></pre>
ALTERNATIVE			310B	<pre>coperand></pre>
Not used			300B	




Hexadecimal:

	:S	: B	:H	:W	:F	:D	PREFIX
LOCAL	040H+dd	OC1H	OC2H	осзн			
LOCAL P.I.		OD4H+	OD8H+	ODCH+			
LOCAL INDIRECT		0С5н	осбн	ос7н			
LOCAL INDIRECT P.I.		OE4H+	0E8H+	OECH			
RECORD	080H+dd	0С9Н	OCAH	OCBH			
PRE-INDEXED		OF4H+	OF8H+	OFCH+			
ABSOLUTE				ос4н			
ABSOLUTE P.I.				OEOH+			
CONSTANT	000H+cc	OCDH	OCEH	OCFH	OCFH	ОССН	
REGISTER	ODOH+						
411 1 01							
Address code prefixes:							
DESCRIPTOR							OFOH+
ALTERNATIVE							ОС8Н

Octal:

: S	: B	: H	:W	:F	:D	PREFIX
1ddB	301B	302B	303B			
	324B+	330B+	334B+			
	305B	306в	307B			
	344B+	350B+	354B+			
2ddB	311B	312B	313B			
	364B+	370B+	374B+			
			304B			
			340B+			
OccB	315B	316B	31 7 B	317B	314B	
320B+						
	1ddB 2ddB 0ccB	1ddB 301B 324B+ 305B 344B+ 2ddB 311B 364B+ 0ccB 315B	1ddB301B302B324B+330B+305B306B344B+350B+2ddB311B312B364B+370B+0ccB315B316B	1ddB 301B 302B 303B 324B+ 330B+ 334B+ 305B 306B 307B 344B+ 350B+ 354B+ 311B 312B 313B 364B+ 370B+ 374B+ 364B+ 370B+ 304B 304B 374B+ 304B 0ccB 315B 316B 317B	1ddB301B302B303B324B+330B+334B+305B306B307B344B+350B+354B+311B312B313B364B+370B+304B364B+370B+304B304B313B340B+315B316B317B	1ddB301B302B303B324B+330B+334B+324B+305B306B307B-344B+350B+354B+-311B312B313B-364B+370B+374B+-304B340B+340B+0ccB315B316B317B317B

Address code prefixes:	
DESCRIPTOR	360B+
ALTERNATIVE	310B



METALANGUAGE SYMBOLS:

n () ::= :=: :- **	optional syntax element more than one optional syntax element contents of defined as exchange contents of is set to point to to the power of
< >	general operand
<< >>	direct operand
<=operand=>	implicit descriptor operand
P.I.	post-index
alt.	alternative
no.	number
ea	effective address
op	value of operand, op=(ea)
Α	descriptor.address
a	absolute address
C L	constant
d	displacement
х	0,1,2,3,4,5,6,7 (octal) 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F (hexadecimal)
У	0,1,2, or 3 - specifies the registers R1-R4
þ	<pre>1/8 (bit), 1 (byte), 2 (halfword), 4 (word), 4 (float), and 8 (double float). Post-index scaling factor.</pre>
t	a subset of data types
displ.	displacement
log size	the logarithm to the base two of the size of
	a data element, in number of words
I1 I2 I3 I4	integer accumulators or index registers
Access Codes:	
r	read access
W	write access
rw	read and write access
rwl	read, write and locked swap access
aa	address access
S	special, explained explicitly in
	the instruction descriptions

ASSEMBLY NOTATION:

Registers: Rn n=1..4 register, type determined by context An n=1..4 upper half of double-precision register En n=1..4 lower half of double-precision register BIn n=1..4 integer type register used for bit data BYn n=1..4 integer type register used for byte data n=1..4 integer type register used for halfword data Hn n=1..4 integer type register used for word data Wn n=1..4 Fn float type register used for single-precision float n=1..4 Dn float type register used for double-precision float Ρ program counter L link (return address) register В local variable base register R record base register ST status register OTE own trap enable register MTE mother trap enable register CTE child trap enable register TEMM trap enable modification mask TOS top of stack register LLlow limit trap register high limit trap register HL THA trap handler address register Data types: ΒI bit BY byte Н halfword W word \mathbf{F} float D double float BCD binary coded decimal Data part length specifiers: :S short 6 bits **:**B byte 8 bits :H halfword 2 bytes :W word 4 bytes

:F


:D

float

double float

4 bytes

8 bytes



ND-500 Reference Manual New instructions - 1987 extension

Instruction Page AMODB 160 integer modulo CAD := 318 load current alternative domain CLINIT initialize local clock 272 CLREAD read local clock 273 DDIRT 287 dump dirty ENTIER SIMULA entier function 161 JUMPS call supervisor 319 load context block LCNTXT 312 LREGBL load register block 310 NCPLC convert ND-500 descriptor to PLANC descriptor 271 PHYLADR get physical address 322 PLCCN convert PLANC descriptor to ND-500 descriptor 270 RECVE receive from port 306 REXT read from device external to CPU 313 RHOLE read from NUCLEUS hole 303 RPHS read from physical address 316 SCNTXT save context block 311 SCPUNO store CPU number 321 SEND send to port 305 SREGBL save register block 309 SVERS store microprogram version 320 TOSSP := special load of TOS 315 WEXT write to device external to CPU 314 304 WHOLE write to NUCLEUS hole WPHS write to physical address 317

DATA TRANSFER AND LOGICAL INSTRUCTIONS

BIn := BYn := Hn := Wn := Fn := Dn :=	load bit load byte load halfword load word load float load double float	page 125
B := R :=	load local base load record base	page 126 page 127
BIn =: BYn =: Hn =: Wn =: Fn =: Dn =:	store bit store byte store halfword store word store float store double float	page 128
B =: R =:	local base store record base store	page 129 page 130
BI MOVE BY MOVE H MOVE W MOVE F MOVE D MOVE	move bit move byte move halfword move word move float move double float	page 131
BI SWAP BY SWAP H SWAP W SWAP F SWAP D SWAP	bit swap byte swap halfword swap word swap float swap double float swap	page 132
BIn COMP BYn COMP Hn COMP Wn COMP Fn COMP Dn COMP	register bit compare register byte compare register halfword compare register word compare register float compare register float compare	page 133
BI COMP2 BY COMP2 H COMP2 W COMP2 F COMP2 D COMP2	bit compare byte compare halfword compare word compare float compare double float compare	page 134
BI TEST BY TEST H TEST W TEST F TEST D TEST	bit test against zero byte test against zero halfword test against zero word test against zero float test against zero double float test against zero	page 135

BYn Hn Wn Fn Dn	NEG NEG NEG NEG	byte register negate halfword register negate word register negate float register negate double float register negate	page 136
	INV INV INV INV INVC	bit invert register byte invert register halfword invert register word invert register word invert register with carry	page 137
BYn	ABS	byte absolute value	page 139
Hn	ABS	halfword absolute value	
Wn	ABS	word absolute value	
Fn	ABS	float absolute value	
Dn	ABS	double float absolute value	
	CLR CLR CLR CLR CLR CLR	bit register clear byte register clear halfword register clear word register clear float register clear double float register clear	page 140
BI	STZ	bit store zero	page 141
BY	STZ	byte store zero	
H	STZ	halfword store zero	
W	STZ	word store zero	
F	STZ	float store zero	
D	STZ	double float store zero	
BI	SET1	bit set to one	page 142
BY	SET1	byte set to one	
H	SET1	halfword set to one	
W	SET1	word set to one	
F	SET1	float set to one	
D	SET1	double float set to one	
BY	INCR	byte increment	page 143
H	INCR	halfword increment	
W	INCR	word increment	
F	INCR	float increment	
D	INCR	double float increment	
BY	DECR	byte decrement	page 144
H	DECR	halfword decrement	
W	DECR	word decrement	
F	DECR	float decrement	
D	DECR	double float decrement	
	AND AND AND AND AND	bit and register byte and register halfword and register word and register	page 145

	ND-500 Reference Manual Instruction table				
BIn BYn Hn Wn	•	bit or register byte or register halfword or register word or register	page	146	
	XOR XOR XOR XOR	bit exclusive or register byte exclusive or register halfword exclusive or register word exclusive or register	page	147	
BY H W	SHL SHL SHL	byte shift logical halfword shift logical word shift logical	page	148	
BY H W	SHA SHA SHA	byte shift arithmetical halfword shift arithmetical word shift arithmetical	page	149	
BY H W	SHR SHR SHR	byte shift rotational halfword shift rotational word shift rotational	page	150	
Hn Wn BYn	GETBI GETBI PUTBI PUTBI PUTBI	byte get bit halfword get bit word get bit byte put bit halfword put bit word put bit	page	151	
BY H W BY H W	CLEBI CLEBI CLEBI SETBI SETBI SETBI	byte clear bit halfword clear bit word clear bit byte set bit halfword set bit word set bit	page	153	
Hn Wn BYn	GETBF GETBF GETBF PUTBF PUTBF PUTBF	byte get bit field halfword get bit field word get bit field byte put bit field halfword put bit field word put bit field	page	155	
Fn Dn	REM REM	float divide with remainder double float divide with remainder	page	157	
Fn Dn Fn Dn	INT INT INTR INTR	float integer part double float integer part float integer part with rounding double float integer part with rounding	page	158	
BYn Hn Wn	Amodb Amodb Amodb	byte integer modulo halfword integer modulo word integer modulo	page	160	
F D	ENTIER ENTIER	float SIMULA entier function double float SIMULA entier function	page	161	

ARITHMETICAL INSTRUCTIONS

BYn Hn Wn Fn Dn	+ + + +	byte add halfword add word add floating add double float add	page	165
BYn Hn Wn Fn Dn	- - - -	byte subtract halfword subtract word subtract float subtract double float subtract	page	166
BYn Hn Wn Fn Dn	* * * *	byte multiply halfword multiply word multiply floating multiply double float multiply	page	167
BYn Hn Wn Fn Dn	 	byte divide halfword divide word divide float divide double float divide	page	168
BY H W F D	ADD2 ADD2 ADD2 ADD2 ADD2 ADD2	byte add two arguments halfword add two arguments word add two arguments float add two arguments double float add two arguments	page	169
BY H W F D	SUB2 SUB2 SUB2 SUB2 SUB2	byte subtract two arguments halfword subtract two arguments word subtract two arguments float subtract two arguments double float subtract two arguments	page	170
BY H W F D	MUL2 MUL2 MUL2 MUL2 MUL2	byte multiply two arguments halfword multiply two arguments word multiply two arguments float multiply two arguments double float multiply two arguments	page	e 171
BY H W F D	DIV2 DIV2 DIV2 DIV2 DIV2 DIV2	byte divide two arguments halfword divide two arguments word divide two arguments float divide two arguments double float divide two arguments	page	e 172
BY H W F D	ADD3 ADD3 ADD3 ADD3 ADD3 ADD3	byte add three arguments halfword add three arguments word add three arguments float add three arguments double float add three arguments	page	e 173

BY H W F D	SUB3 SUB3 SUB3 SUB3 SUB3	byte subtract three arguments halfword subtract three arguments word subtract three arguments float subtract three arguments double float subtract three arguments	page	174
BY H W F D	MUL3 MUL3 MUL3 MUL3 MUL3	byte multiply three arguments halfword multiply three arguments word multiply three arguments float multiply three arguments double float multiply three arguments	page	175
BY H W F D	DIV3 DIV3 DIV3 DIV3 DIV3 DIV3	byte divide three arguments halfword divide three arguments word divide three arguments float divide three arguments double float divide three arguments	page	176
Hn	MUL4 MUL4 MUL4	byte multiply with overflow halfword multiply with overflow word multiply with overflow	page	177
Hn	DIV4 DIV4 DIV4	byte divide with remainder halfword divide with remainder word divide with remainder	page	178
Wn Wn	UMUL UDIV	word unsigned multiplication word unsigned divide	page page	
Wn Wn	ADDC SUBC	word add with carry word subtract with carry	page page	
Hn	MULAD MULAD MULAD MULAD MULAD	byte multiply and add halfword multiply and add word multiply and add float multiply and add double float multiply and add	page	183
BYr Hn Wn Fn Dn	PSUM PSUM PSUM PSUM PSUM	byte add and multiply halfword add and multiply word add and multiply float add and multiply double float add and multiply	page	184

MATHEMATICAL FUNCTIONS

Fn	AXI	float <a> to the <i>'th power</i>	page 187
Dn	AXI	double float <a> to the <i>'th power</i>	
	IXI IXI	byte <i> to the <j>'th power halfword <i> to the <j>'th power word <i> to the <j>'th power</j></i></j></i></j></i>	page 188
	POLY POLY	floating polynomial double float polynomial	page 189
Fn	SQRT	float square root	page 190
Dn	SQRT	double float square root	
Fn	SIN	float sine	page 191
Dn	SIN	double float sine	
	ASIN ASIN	float arc sine double float arc sine	page 192
Fn Dn		float cosine double float cosine	page 193
Fn	ACOS	float arc cosine	page 194
Dn	ACOS	double float arc cosine	
Fn	TAN	float tangent	page 195
Dn	TAN	double float tangent	
Fn	ATAN	float arc tangent	page 196
Dn	ATAN	double float arc tangent	
	ATAN2 ATAN2	float two argument arc tangent double float two argument arc tangent	page 197
Fn	EXP	float exponential	page 198
Dn	EXP	double float exponential	
Fn	ALOG	float natural logarithm	page 199
Dn	ALOG	double float natural logarithm	
Fn	ALOG2	float binary logarithm	page 200
Dn	ALOG2	double float binary logarithm	
Fn	ALOG10	float common logarithm	page 201
Dn	ALOG10	double float common logarithm	

CONTROL INSTRUCTIONS

GO:H	jump byte jump halfword jump word		page 205
JUMPG	jump general		page 206
IF = GO IF Z GO IF = GO:B IF = GO:H	Z=1	equal (alt. assembly notation) byte displacement halfword displacement	page 207
IF >< GO IF -Z GO IF >< GO:B IF >< GO:H	Z=0	unequal (alt. assembly notation) byte displacement halfword displacement	page 207
IF > GO IF > GO:B IF > GO:H	S=0 and Z=0	greater signed	page 207
IF < GO IF S GO IF < GO:B IF < GO:H	S=1	less signed (alt. assembly notation)	page 207
IF >= CO IF -S GO IF >= GO:B IF >= GO:H	S=0	greater or equal signed (alt. assembly notation)	page 207
IF <= GO IF <= GO:B IF <= GO:H	S=1 or Z=1	less or equal signed	page 207
IF K GO IF K GO:B IF K GO:H	K=1	flag	page 207
IF -K GO IF -K GO:B IF -K GO:H	K=0	not flag	page 207
IF >> GO IF >> GO:B IF >> GO:H	C=1 and Z=0	greater magnitude	page 207
IF >>= GO IF C GO IF >>= GO:B IF >>= GO:H		greater or equal magnitude (alt. assembly notation)	page 207
IF << GO IF -C GO IF << GO:B	C=0	less magnitude (alt. assembly notation)	page 207

IF << GO:H C=0 or Z=1 less or equal magnitude page 207 IF <<= GO IF <<= GO:B IF <<= GO:H IF ST GO specified bit in status page 207 register set IF ST GO:B IF ST GO:H IF -ST GO specified bit in status page 207 register not set IF -ST GO:B IF -ST GO:H page 209 BY LOOPI:B byte loop increment LOOPI:H byte loop increment BY Н LOOPI:B halfword loop increment Η LOOPI:H halfword loop increment W LOOPI:B word loop increment W LOOPI:H word loop increment \mathbf{F} LOOPI:B float loop increment F LOOPI:H float loop increment D LOOPI:B double float loop increment D LOOPI:H double float loop increment page 211 BY LOOPD:B byte loop decrement BY LOOPD:H byte loop decrement Η LOOPD:B halfword loop decrement halfword loop decrement Η LOOPD:H W word loop decrement LOOPD:B word loop decrement W LOOPD:H float loop decrement F LOOPD:B F LOOPD:H float loop decrement D LOOPD:B double float decrement double float decrement D LOOPD:H BY LOOP:B byte loop general step page 213 BY LOOP:H byte loop general step Η LOOP:B halfword loop general step halfword loop general step Η LOOP:H W LOOP:B word loop general step W LOOP:H word loop general step \mathbf{F} float loop general step LOOP:B F LOOP:H float loop general step D LOOP:B double float loop general step D LOOP:H double float loop general step

CALLG CALL	call subroutine general call subroutine absolute	page 21 page 21	
INIT	initialize stack	page 21	L7
ENTM ENTD ENTS ENTF ENTSN ENTFN ENTFN ENTT ENTB	enter module enter subroutine directly enter stack subroutine enter subroutine enter max argument stack subroutine enter max argument subroutine enter trap handler enter buddy subroutine	page 21 page 22 page 22 page 22 page 22 page 22 page 22 page 22 page 22	20 21 22 21 22 21 22 22 23
RET RETK RETD RETT IF K RET RETB RETBK	clear flag return from subroutine set flag return from subroutine return from direct subroutine trap handler return if flag set subroutine return buddy subroutine return set flag buddy subroutine return	page 22 page 22 page 22 page 22 page 22 page 22 page 22	26 26 26 26 26

STRING INSTRUCTIONS

BI BY H W F D	SMOVE SMOVE SMOVE SMOVE SMOVE SMOVE	bit string move byte string move halfword string move word string move float string move double float string move	page	234
BY BY	SMVWH SMVUN	byte move string while byte move string until	page page	
BY BY	SMVTR SMVTU	move translated string move string translated until	page page	
BI BY H W F D	SMOVN SMOVN SMOVN SMOVN SMOVN SMOVN	string move n bits string move n bytes string move n halfwords string move n words string move n floats string move n double floats	page	239
BIn Bn Hn Wn Fn Dn	SFILL SFILL SFILL SFILL SFILL SFILL	bit string fill byte string fill halfword string fill word string fill float string fill double float string fill	page	240
BYn Hn Wn	A SFILLN SFILLN SFILLN SFILLN SFILLN SFILLN	<pre>string fill n bits string fill n bytes string fill n halfwords string fill n words string fill n floats string fill n double floats</pre>	page	241
BY BY BY BY	SCOMP SCOTR SCOPA SCOPT	string compare string compare translated string compare with pad string compare translated with pad	page page page page	243 244
BY BI BY BY BY BY	SSKIP SLOCA SLOCA SSCAN SSPAN SMATCH	skip elements string locate bit string locate byte string scan string span string match	page page page page page page	247 247 248 249
BY BY	SSPAR SCHPAR	set parity in string check parity in string	page page	

MISCELLANEOUS INSTRUCTIONS

BY H W F D	BMOVE BMOVE BMOVE BMOVE BMOVE	byte block move halfword block move word block move float block move double float block move	page	255
BI BI BI BI	BYCONV HCONV WCONV FCONV DCONV	bit to byte convert bit to halfword convert bit to word convert bit to float convert bit to double float convert	page	256
BY BY BY BY BY	BICONV HCONV WCONV FCONV DCONV	byte to bit convert byte to halfword convert byte to word convert byte to float convert byte to double float convert	page	256
H H H H	BICONV BYCONV WCONV FCONV DCONV	halfword to bit convert halfword to byte convert halfword to word convert halfword to float convert halfword to double float convert	page	256
W W W W	BICONV BYCONV HCONV FCONV DCONV	word to bit convert word to byte convert word to halfword convert word to float convert word to double float convert	page	256
F F F F	BICONV BYCONV HCONV WCONV DCONV	float to bit convert float to byte convert float to halfword convert float to word convert float to double float convert	page	256
D D D D D	BICONV BYCONV HCONV WCONV FCONV	double float to bit convert double float to byte convert double float to halfword convert double float to word convert double float to float convert	page	256
F D F D F D	BYCONR BYCONR HCONR HCONR WCONR WCONR	float to byte convert with rounding double float to byte convert with rounding float to halfword convert with rounding double float to halfword convert with rounding float to word convert with rounding double float to word convert with rounding	page	258
W D	FCONR FCONR	word to float convert with rounding double float to float convert with rounding	page	258
BYn	LADDR LADDR LADDR	bit load address byte load address halfword load address	page	259

	LADDR LADDR LADDR	word load address float load address double float load address		
BI BY H W F D	RLADDR RLADDR RLADDR RLADDR RLADDR RLADDR	bit load address record byte load address record halfword load address record word load address record float load address record double float load address record	page	260
BI BY H W F D	BLADDR BLADDR BLADDR BLADDR BLADDR BLADDR	bit load address local byte load address local halfword load address local word load address local float load address local double float load address local	page	261
Wn	CHAIN	load address of multilevel link	page	262
Hn	LIND LIND LIND	byte load index halfword load index word load index	page	263
Hn	CIND CIND CIND	byte calculate index halfword calculate index word calculate index	page	264
	NOOP	no operation	page	265
	SETK CLRK	set flag clear flag	page page	
Wn	GETB FREEB	get buddy free buddy	page page	
W W	PLCCN NCPLC	convert PLANC descriptor to ND-500 descriptor convert ND-500 descriptor to PLANC descriptor	page page	•
	CLINIT	initialize local clock	page	272
	CLREAD	read local clock	page	273

SPECIAL INSTRUCTIONS


SOLO TUTTI	disable process switch enable process switch		
TSET	test and set	page	279
BP	break point instruction	page	280
SETE CLTE	set bit in trap enable register clear bit in trap enable register		
L := HL := ST1 := OTE1 := OTE2 := TOS := THA :=	load link register load upper limit register load lower limit register load first status register load first own trap enable register load second own trap enable register load top of stack register load trap handler register	page	283
L =: HL =: LL =: ST1 =: OTE1 =: OTE2 =: MTE2 =: MTE1 =: CTE1 =: CTE2 =: TEMM1 =: TEMM2 =: CED =: CAD =: PS =: TOS =: THA =: P =:	store link register store upper limit register store lower limit register store first status register store first own trap enable register store second own trap enable register store first mother trap enable register store second mother trap enable register store first child trap enable register store second child trap enable register store first trap enable modification mask store second trap enable modification mask store current executing domain register store process segment register store top of stack register store trap handler register store program counter	page	284
An := En := An =: En =:	load most sign. part of double float reg. load least sign. part of double float reg. store most sign. part of double float reg. store least sign. part of double float reg.	page	285
DCC DDIRT PCC DMON PMON DMOF PMOF RWIP RWIP ZWIP	data clear cache dump dirty program clear cache data memory management on program memory management off data memory management off program memory management off read Written In Page bit read Written In Page group clear Written In Page bit	page page page page page page page	287 288 289 290 291 292 293
	TUTTI TSET BP SETE CLTE L := HL := ST1 := OTE1 := OTE1 := OTE2 := TOS := THA := L =: HL =: LL =: ST1 =: OTE1 =: OTE1 =: OTE2 =: MTE2 =: MTE1 =: CTE1 =: CTE1 =: CTE2 =: TEMM1 =: TEMM2 =: CED =: CAD =: PS =: TOS =: THA =: P =: An := En := An := An := An := An := An := An	TUTTIenable process switchTSETtest and setBPbreak point instructionSETEset bit in trap enable registerCLTEclear bit in trap enable registerCTE1 :=load first status registerOTE1 :=load first own trap enable registerOTE2 :=load second own trap enable registerTOS :=load top of stack registerTHA :=load top of stack registerTL ::store upper limit registerLL ::store first own trap enable registerOTE1 ::store first own trap enable registerTTA ::store first own trap enable registerOTE1 ::store first own trap enable registerTTE ::store first own trap enable registerOTE1 ::store first own trap enable registerOTE1 ::store first trap enable modification maskCTE2 ::store second othid trap enable registerTTE1 ::store first trap enable modification maskCED ::store current alternative domain registerCAD ::store process segment registerTA ::store trap handler registerTTE1 ::store top of stack registerTTE1 ::store program counterAn ::load most sign. part of double float reg.En ::load memory management onPMOFrogram memory management on <td>TUTTIenable process switchpageTSETtest and setpageBPbreak point instructionpageSETEset bit in trap enable registerpageCLTEclear bit in trap enable registerpageL :=load link registerpageHL :=load lower limit registerpageTTST :=load first status registerpageOTE1 :=load top of stack registerpageTTS :=store limit registerpageTTS :=store first status registerpageTTE :=store first own trap enable registerpageTTE :=store first trap enable registerpageTEMM1 :=store first trap enable registerpageTEMM2 :=store second work registerpageTEMM2 :=store second child trap enable registerpageTEMM2 :=store current alternative domain registerpageCED :=store first stack registerpageTEMM2 :=store trap handler registerpageTEMM2 :=store trap han</td>	TUTTIenable process switchpageTSETtest and setpageBPbreak point instructionpageSETEset bit in trap enable registerpageCLTEclear bit in trap enable registerpageL :=load link registerpageHL :=load lower limit registerpageTTST :=load first status registerpageOTE1 :=load top of stack registerpageTTS :=store limit registerpageTTS :=store first status registerpageTTE :=store first own trap enable registerpageTTE :=store first trap enable registerpageTEMM1 :=store first trap enable registerpageTEMM2 :=store second work registerpageTEMM2 :=store second child trap enable registerpageTEMM2 :=store current alternative domain registerpageCED :=store first stack registerpageTEMM2 :=store trap handler registerpageTEMM2 :=store trap han

	CWIP	clear Written In Page table	page	295
BIn Hn	RPGU	read PaGe Used bit read PaGe Used group	page	
ΒI	ZPGU CPGU	clear PaGe Used bit clear PaGe Used table	page page	
Hn	RIOM	read ND-100 memory	page	299
	PCTSB DCTSB	clear program translation speedup buffer clear data translation speedup buffer	page page	
BIn BYn Hn Wn	RDUS RDUS RDUS RDUS	load bit bypassing cache load byte bypassing cache load halfword bypassing cache load word bypassing cache	page	301
BY BY	RHOLE WHOLE	read from NUCLEUS hole write to NUCLEUS hole	page page	
W1 W1	SEND RECVE	send to port receive from port	page page	305
	SREGBL	save register block	page	
	LREGBL	load register block	page	310
	SCNTXT LCNTXT	save context block load context block	page page	
Wn	REXT	read from device external to CPU	page	313
Wn	WEXT	write to device external to CPU	page	314
	TOSSP	special load of TOS	page	315
	RPHS	read from physical address	page	316
	WPHS	write to physical address	page	317
	CAD :=	load alternative domain register	page	318
	JUMPS	call supervisor	page	319
	SVERS	store version	page	320
	SCPUNO	store CPU number	page	321
tn	PHYLADR	get physical address	page	322

-

BCD INSTRUCTIONS (Option)

PADD	packed add	page	
PADDR	packed add rounded	page	
PSUB	packed subtract	page	
PSUBR	packed subtract rounded	page	
PMPY	packed multiply	page	
PMPYR	packed multiply rounded	page	
PCOMP	packed compare	page	333
PSHIFT	packed shift	page	,
PSHIFTR	packed shift rounded	page	
PPACK	convert ASCII to packed	page	
PPACKR	convert ASCII to packed rounded	page	
PUPACK	convert packed to ASCII	page	
PUPACKR	convert packed to ASCII rounded	page	
PWCONV	convert packed to binary	page	337
WPCONV	convert binary to binary	page	338



 \bigcirc

data formatsnotationNamePageBY H W F Dtn *multiply167BY H W F Dtn +add165BY H W F Dtn -subtract166BY H W F Dtn :=load125BI BY H W F Dtn :=store128BY H W F Dtn :=store128BY H W F Dtn ABSabsolute value139BY H W F Dtn ADD2add two arguments173Wt ADD2add three arguments173Wt ADD2add direc arguments173Wt ADD2add with carry181F Dtn ALOG10common logarithm201F Dtn ALOG10common logarithm201F Dtn ALOG10common logarithm201F Dtn AMDDBinteger modulo196F Dtn ATNNarc tangent197F Dtn ATANarc tangent two argument197F Dtn ATANarc tangent two argument197F Dtn ATANarc tangent two argument285of double float regB =:load local base126BY H W F Dt BMODNload address local261BY H W F Dt BMODNconvert to byte with rounding286BI H W F Dt BMODNconvert to byte with rounding286BI H W F Dt BYCONVconvert to byte domain register286CED =:store alternative domain register286CED =:store	Legal	Assembly		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	data formats	notation	Name	Page
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	BYHWFD	tn *	multiply	167
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	BYHWFD	tn +	add	
BI BY H W F D tn := load 125 BI BY H W F D tn as: store 128 BY H W F D tn ACOS arc cosine 139 F D tn ACOS arc cosine 194 BY H W F D th ADD3 add two arguments 169 BY H W F D th ADD3 add two arguments 173 W th ADDC add with carry 181 W th ADDC add with carry 181 W th ALOGC common logarithm 200 FD tn ALOGC binary logarithm 200 FI D th ALOG2 binary logarithm 200 FI D th AND AND register 145 BY H W th ANDB integer modulo 160 F D th ATAN arc tangent 197 F D th ATAN arc tangent two argument 197 F D th AXI register (A) to the (I) 'th power 187 An := load local base 126 126 B := load local base 126 126	BYHWFD	tn -	subtract	
BI BY H W F D tn =: store 128 BY H W F D tn ABS absolute value 139 F D tn ADD2 add two arguments 169 BY H W F D t ADD2 add three arguments 173 W t ADDC add three arguments 173 W t ADDC add three arguments 173 W t ADDC add with carry 181 F D tn ALOG1 common logarithm 201 F D tn ALOG2 binary logarithm 200 BI BY H W tn AND AND register 145 BY H W tn AND AND register 196 F D tn ATAN arc tangent 196 F D tn ATAN arc tangent two argument 197 F D tn AXI register (A) to the (1) th power 187 F D tn AXI register (A) to the (2) th power 187 G double float reg B =: load local base 126 B =: load address local 261 261 BY H W F D t BMOVE block move </td <td>BYHWFD</td> <td>tn /</td> <td>divide</td> <td>168</td>	BYHWFD	tn /	divide	168
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	BI BY HWFD	tn :=	load	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	BI BY H W F D	tn =:	store	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			absolute value	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		-	—	
F D tn ALOG10 common logarithm 201 F D tn ALOG2 binary logarithm 200 BI BY H W tn AND AND register 145 BY H W tn AMODB integer modulo 160 F D tn ASIN arc sine 192 F D tn ASIN arc tangent modulo 160 F D tn ATAN arc tangent 196 F D tn ATAN arc tangent two argument 197 F D tn AXI register (A) to the (J)'th power 187 An := load most significant part 285 of double float reg B := load local base 126 B := load address local 261 BY H W F D t BLADDR load address local 261 BY H W F D t BYCONV convert to byte with rounding 258 BI H W F D t BYCONV convert to byte with rounding 258 BI H W F D t BYCONV convert to byte in register 318 CAD :: store alternative domain register 318 CAD :: store alternative domain register 318 CAD :: store alternative domain register 318 CAL call subroutine absolute 216 CALLG call subroutine general 215 CED :: store current executing domain reg. 84 W tn CHAN load address of multilevel link 262 BY H W F D th CINN calculate index 264 BY H W F D th CLE clear bit 153 CLINIT initialize local clock 272 BI BY H W F D th CLE clear bit in trap enable register 284 CALLG caller flag 267 CLIE clear bit in trap enable register 284 CLINIT initialize local clock 273 CLIRK Clear flag 267 CLIE clear bit in trap enable register 282 BI BY H W F D th CCMP register clear 140 CLEAD read local clock 273 BI BY H W F D th CCMP register clear 140 CLEAD read local clock 273 CLIRK clear flag 267 CLIE clear bit in trap enable register 282 BI BY H W F D th CCMP register compare 133 BI BY H W F D th CCMP compare 134 F D th CCS cosine 193 CPCU clear written in page table 295 DCC data cache clear 266 BI BY H W F D th CCMP convert to double float 256			-	
F Dtn ALOG2binary logarithm200BI BY H Wtn ANDAND register145BY H Wtn ANDBinteger modulo160F Dtn ASINarc sine192F Dtn ATANarc tangent two argument197F Dtn ATAN2arc tangent two argument197F Dtn AXIregister <a> to the <i>'th power187An :=load most significant part285of double float regan ::store most significant part285B :=load local base126B :=local base126B :=local base store129BI BY H W F Dt BHADDRlocad address local261BY H W F Dt BMCOVEblock move255BPbreak point instruction280BI H W F Dt BYCONVconvert to byte with rounding258BI H W F Dt BYCONVconvert to byte256CAD :=local alternative domain register318CALGcall subroutine absolute215CED ::store current executing domain reg.284Wth CHANlocal address of multilevel link264BY H Wth CLEDIclear flag277CLACcall subroutine general215CED ::store clear140CALGcall subroutine domain register318BI BY H W F Dth CLRregister clear140CLREADread local clock273CLREADread</i>				
BIBY H Wtn ANDAND register145BY H Wtn AMODEinteger modulo160F Dtn AMODEarc sine192F Dtn ATANarc tangent two argument196F Dtn ATAN2arc tangent two argument197F Dtn ATAN2arc tangent two argument197An :=load most significant part285of double float regAn :=load local baseB :=load local base129BI BY H W F Dt BLADDRload address local261BY H W F Dt BMOVEblock move255BIH W F Dt BYCONRconvert to byte with rounding258BIH W F Dt BYCONRconvert to byte266CAD :=load alternative domain register316CAL :=call subroutine general216CALLcall subroutine general216CALLcall subroutine general216CALLcall subroutine domain register324Wtn CIAINload address of multilevel link262BY H Wth CINDcalculate index264BY H Wth CIAENregister clear140CLINITinitialize local clock272BI BY H W F Dth CCMPregister clear140CLINITinitialize local clock273CLINTclear bitin trap enable register282BI BY H W F Dth COMPregister compare134F Dth COMP <td></td> <td></td> <td></td> <td></td>				
BY H Wtn AMODBinteger modulo160F Dtn ASINarc sine192F Dtn ASINarc tangent196F Dtn ATANarc tangent two argument197F Dtn ATAN2arc tangent two argument197F Dtn AXIregister (A) to the (1)'th power187An :=load most significant part285of double float reg100100B :=load local base126BY H W F Dt BLADDRload address local261BY H W F Dt BMOVEblock move255BFbreak point instruction280BI H W F Dt BYCONRconvert to byte with rounding258BI H W F Dt BYCONRconvert to byte with rounding256CAD :=load address local261BI H W F Dt BYCONRconvert to byte with rounding258CAD :=load alternative domain register318CAD :=store alternative domain register284CALLcall subroutine absolute215CED ::store current executing domain reg.284Wtn CHAINload address of multilevel link262BY H Wth CLEBIclear bit153CLINITinitialize local clock273CLERADread local clock273CLERADread local clock273CLERADread local clock273CLERADread local clock273CLERADread local clock </td <td></td> <td></td> <td></td> <td></td>				
F Dtn ASINarc sine192F Dtn ATANarc tangent196F Dtn ATAN2arc tangent two argument197F Dtn AXIregister <a> to the <i>'th power187An :=load most significant part285of double float regarc tangent285B :=load local base126B :=load local base126B :=local base store129BI BY H W F Dt BLADDRload address local261BY H W F Dt BMOVEblock move255BBbreak point instruction280BI< H W F D</i>			-	
F D tn ATAN arc tangent 196 F D tn ATAN2 arc tangent two argument 197 F D tn AXI register (A) to the (I)'th power 187 An := load most significant part 285 of double float reg An :: store most significant part 285 of double float reg B := load local base 126 B := load local base 126 B := load local base 126 B := load address local 261 BY H W F D t BLADDR load address local 261 BY H W F D t BLOVE block move 255 BP break point instruction 280 BI H W F D t BYCONK convert to byte with rounding 258 BI H W F D t BYCONK convert to byte with rounding 258 CAD := load alternative domain register 318 CAD := store alternative domain register 284 CALL call subroutine absolute 215 CED :: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 W tn CHAIN load address of multilevel link 262 BY H W F D tn CLR register clear 140 CLREAD read local clock 273 CLINIT initialize local clock 273 CLIRK clear flag 267 CLTE clear bit nt rap enable register 284 F D tn COMP register compare 133 BI BY H W F D tn CCS cosine 193 F D tn COS cosine 193 CPGU clear page used table 298 CTE1 =: store first child trap enable reg. 284 CTE2 =: store second child trap enable reg. 284 CTE2 =: store first child trap enable reg. 284 CTE2 =: store second child trap enable reg. 284 CWIP clear written in page table 295 DCC data cache clear 286 BI BY H W F tn DCONV convert to double float 256			-	
F Dtn ATAN2arc tangent two argument197F Dtn AXIregister (A) to the (I)'th power187An :=load most significant part285of double float regAn =:An =:store most significant part285of double float regB =:B :=local base126B :=local base store129BI BY H W F Dt BLADDRload address local261BY H W F Dt BMOVEblock move255BPbreak point instruction280BI H W F Dt BYCONNconvert to byte with rounding258BI H W F Dt BYCONNconvert to byte with rounding258CAD :=load alternative domain register318CAD :=load alternative domain register284CALLcall subroutine absolute216CALLcall subroutine general215CED =:store current executing domain reg.284Wtn CINDcalculate index264BY H Wtn CINDcalculate index264BY H Wth CLRregister clear140CLREADread local clock273CLRKclear flag267CLREADread local clock273CLREADread local clock273CLREADread local clock273CLREADread local clock273CLREADread local clock273CLREADread local clock273CLREADread				
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			-	
An :=load most significant part285of double float regAn =:store most significant part285of double float regB :=load local base126B :=load local base126BY H W F DtBLADDRload address local261BY H W F DtBKOVEblock move255BIH W F DtBYCONVconvert to byte with rounding258BIH W F DtBYCONVconvert to byte with rounding256CAD :=load alternative domain register318CAD ::store alternative domain register318CAD ::store alternative domain register284CALLcall subroutine absolute216CALLGcall subroutine general215CED ::store current executing domain reg.284Wtn CHAINload address of multilevel link262BY H Wtn CLNDcalculate index264BY H Wth CLEBIclear bit153CLTEclear bit153CLTEclear bit153CLTEclear flag267CLTEclear flag267BI BY H W F Dth COMPregister compare133BI BY H W F Dth COMPregister compare133BI BY H W F Dth COMPcosine193CFGUclear page used table298CTE1 =:store first child trap enable reg.284CTE2 =:store scond child trap ena				
of double float reg An =: store most significant part 285 of double float reg B := load local base 126 B =: local base store 129 BI BY H W F D t BLADDR load address local 261 BY H W F D t BMOVE block move 255 BF break point instruction 280 BI H W F D t BYCONR convert to byte with rounding 258 BI H W F D t BYCONR convert to byte with rounding 258 BI H W F D t BYCONR convert to byte address local 261 CAD := load alternative domain register 318 CAD :: store alternative domain register 284 CALL call subroutine absolute 216 CALLG call subroutine general 215 CED :: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 BY H W tn CIND calculate index 264 BY H W tn CLEBI clear bit 153 CLIMIT initialize local clock 272 BI BY H W F D tn CLR register clear 140 CLEEAD read local clock 273 CLRK clear flag 267 CLTE clear bit in trap enable register 282 BI BY H W F D tn CCMP register compare 133 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn COMP register compare 284 CTE1 =: store first child trap enable reg. 284 CTE2 =: store second child trap e	ГЛ			
An =: store most significant part of double float reg B := local local base 126 B =: local base store 129 BI BY H W F D t BLADDR load address local 261 BY H W F D t BMOVE block move 255 BP break point instruction 280 BI H W F D t BYCONY convert to byte with rounding 258 BI H W F D t BYCONY convert to byte with rounding 256 BI H W F D t BYCONY convert to byte additional register 318 CAD := load alternative domain register 284 CALL call subroutine absolute 216 CALLG call subroutine general 215 CED =: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 BY H W tn CIND calculate index 264 BY H W tn CLEBI clear bit 153 CLINIT initialize local clock 272 BI BY H W F D th CCRR register clear 140 CLREAD read local clock 273 CLTE clear bit in trap enable register 282 BI BY H W F D th COMP register compare 133 BI BY H W F D th COMP register compare 133 BI BY H W F D th COMP register compare 133 BI BY H W F D th COMP clear page used table 298 CTE1 =: store first child trap enable reg. 284 CTE2 =: store second child trap enable reg. 284 CWIP clear written in page table 295 DCC data cache clear 286 BI BY H W F t t DCONV convert to double float 256		· · ·		20)
of double float reg B := load local base 126 B =: local base store 129 BI BY H W F D t BLADDR load address local 261 BY H W F D t BMOVE block move 255 BF break point instruction 280 BI H W F D t BYCONR convert to byte with rounding 258 BI H W F D t BYCONR convert to byte with rounding 258 CAD := load alternative domain register 318 CAD :: store alternative domain register 284 CALL call subroutine absolute 216 CALLG call subroutine general 215 CED :: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 BY H W tn CIND calculate index 264 BY H W th CLEBI clear bit 153 CLINIT initialize local clock 272 BI BY H W F D tn CLR register clear 140 CLIREAD read local clock 273 CLIRE clear bit in trap enable register 282 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn COMP compare 134 F D tn COMP compare 134 CFGU clear page used table 298 CTE1 :: store first child trap enable reg. 284 CWIP clear written in page table 295 DCC data cache clear 286 BI BY H W F t D CONV convert to double float 256		An =·	-	285
B := load local base 126 B =: local base store 129 BI BY H W F D t BLADDR load address local 261 BY H W F D t BLADDR 255 BP break point instruction 280 BI H W F D t BYCONR convert to byte with rounding 258 BI H W F D t BYCONR convert to byte with rounding 258 BI H W F D t BYCONR convert to byte with rounding 258 CAD := load alternative domain register 318 CAD := store alternative domain register 284 CALL call subroutine absolute 216 CALLG call subroutine general 215 CED =: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 BY H W tn CIND calculate index 264 BY H W t CLEBI clear bit 153 CLINIT initialize local clock 272 BI BY H W F D tn CLR register clear 140 CLREAD read local clock 2773 CLTE clear bit in trap enable register 282 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn COMP register compare 134 F D tn COS cosine 193 CFGU clear page used table 298 CTE1 =: store first child trap enable reg. 284 CWIP clear written in page table 295 DCC data cache clear 286 BI BY H W F D th CONV convert to double float 256			_	_0)
B =: local base store 129 BI BY H W F D t BLADDR load address local 261 BY H W F D t BMOVE block move 255 BP break point instruction 280 BI H W F D t BYCONR convert to byte with rounding 258 BI H W F D t BYCONV convert to byte with rounding 256 CAD := load alternative domain register 318 CAD =: store alternative domain register 284 CALL call subroutine absolute 216 CALLG call subroutine absolute 215 CED =: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 BY H W tn CIND calculate index 264 BY H W th CLEBI clear bit 153 CLINIT initialize local clock 272 BI BY H W F D th CCMP register clear 140 CLREAD read local clock 273 CLRK clear flag 267 CLTE clear bit in trap enable register 282 BI BY H W F D th CCMP compare 133 BI BY H W F D th COMP compare 134 F D th COS cosine 193 CPGU clear page used table 298 CTE1 =: store first child trap enable reg. 284 CWIP clear written in page table 295 DCC data cache clear 286 BI BY H W F t D CONV convert to double float 256		B :=		126
BI BY H W F DtBLADDRload address local261BY H W F DtBMOVEblock move255BPbreak point instruction280BIH W F DtBYCONRconvert to byte with rounding258BIH W F DtBYCONVconvert to byte256CAD :=load alternative domain register318CAD :=load alternative domain register284CALLcall subroutine absolute216CALLGcall subroutine general215CED =:store current executing domain reg.284BY H Wth CINDcalculate index264BY H Wth CINDcalculate index264BY H Wth CLEBIclear bit153CLINITinitialize local clock272BI BY H W F Dth CLRregister clear140CLREADread local clock273CLRKclear bit in trap enable register282BI BY H W F Dth COMPregister compare133BI BY H W F Dth COMPcompare134F Dth COScosine193CPGUclear page used table298CTE1 =:store scond child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float				
BIH W F DtBYCONR tconvert to byte with rounding280BIH W F DtBYCONR tconvert to byte256CAD :=load alternative domain register318CAD :=load alternative domain register318CAD :=store alternative domain register284CALcall subroutine absolute216CALGcall subroutine general215CED ::store current executing domain reg.284Wtn CHAINload address of multilevel link262BY H Wth CINDcalculate index264BY H Wth CLEBIclear bit153CLINITinitialize local clock272BI BY H W F Dtn CLRregister clear140CLREADread local clock273CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dtn COMPregister compare133BI BY H W F Dth COMP2compare134F Dtn COScosine193CTE1 =:store first child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float	BIBYHWFD			
BIH W F DtBYCONR tconvert to byte with rounding258BIH W F DtBYCONV tconvert to byte256CAD :=load alternative domain register318CAD :=store alternative domain register284CALLcall subroutine absolute216CALLGcall subroutine general215CED =:store current executing domain reg.284Wtn CHAINload address of multilevel link262BY H Wtn CINDcalculate index264BY H Wth CLEBIclear bit153CLINITinitialize local clock272BI BY H W F Dtn CLRregister clear140CLREADread local clock273CLRKclear flag267CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dtn COMPregister compare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float	BYHWFD	t BMOVE	block move	255
BIH W F DtBYCONV CAD :=convert to byte256CAD :=load alternative domain register318CAD =:store alternative domain register284CALLcall subroutine absolute216CALLGcall subroutine general215CED =:store current executing domain reg.284Wtn CHAINload address of multilevel link262BY H Wth CINDcalculate index264BY H WtCLEBIclear bit153CLINITinitialize local clock272BI BY H W F Dtn CLRregister clear140CLREADread local clock273CLRKclear flag267CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dtn COMPregister compare133BI BY H W F Dth COMP2compare134F Dtn COMPclear page used table298CTE1 =:store first child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float		BP	break point instruction	
CAD := load alternative domain register 318 CAD =: store alternative domain register 284 CALL call subroutine absolute 216 CALLG call subroutine general 215 CED =: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 BY H W tn CIND calculate index 264 BY H W t CLEBI clear bit 153 CLINIT initialize local clock 272 BI BY H W F D tn CLR register clear 140 CLREAD read local clock 273 CLRK clear flag 267 CLTE clear bit in trap enable register 282 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn CCMP compare 133 BI BY H W F D tn CCMP compare 284 CFCU clear page used table 298 CFCI =: store first child trap enable reg. 284 CWIP clear written in page table 295 DCC data cache clear 286 BI BY H W F t DCONV convert to double float 256	BI HWFD	t BYCONR	convert to byte with rounding	
CAD =: store alternative domain register 284 CALL call subroutine absolute 216 CALLG call subroutine general 215 CED =: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 BY H W tn CIND calculate index 264 BY H W t CLEBI clear bit 153 CLINIT initialize local clock 272 BI BY H W F D tn CLR register clear 140 CLREAD read local clock 273 CLRK clear flag 267 CLTE clear bit in trap enable register 282 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn COS cosine 193 CFGU clear page used table 298 CTE1 =: store first child trap enable reg. 284 CWIP clear written in page table 295 DCC data cache clear 286 BI BY H W F t DCONV convert to double float 256	BI HWFD	t BYCONV	convert to byte	
CALL call subroutine absolute 216 CALLG call subroutine general 215 CED =: store current executing domain reg. 284 W tn CHAIN load address of multilevel link 262 BY H W tn CIND calculate index 264 BY H W t CLEBI clear bit 153 CLINIT initialize local clock 272 BI BY H W F D tn CLR register clear 140 CLREAD read local clock 273 CLRK clear flag 267 CLTE clear bit in trap enable register 282 BI BY H W F D tn COMP register compare 133 BI BY H W F D tn COS cosine 193 CPGU clear page used table 298 CTE1 =: store first child trap enable reg. 284 CWIP clear written in page table 295 DCC data cache clear 286 BI BY H W F t D CONV convert to double float 256		CAD :=	load alternative domain register	
CALLG CED =:call subroutine general store current executing domain reg.284Wtn CHAINload address of multilevel link262BY H Wtn CIND CLEBIcalculate index264BY H Wt CLEBIclear bit153CLINITinitialize local clock272BI BY H W F Dtn CLR CLREADread local clock273CLRKclear flag CLTE267CLTEclear bit in trap enable register282BI BY H W F Dtn COMP th COMPregister compare133BI BY H W F Dth COMP2 COMP2compare134F Dtn COS CTE1 =:store first child trap enable reg.284CWIP CTE2 =:store second child trap enable reg.284BI BY H W FtDCCdata cache clear286BI BY H W FtDCONVconvert to double float256		CAD =:	store alternative domain register	
CED =:store current executing domain reg. 284Wtn CHAINload address of multilevel link262BY H Wtn CINDcalculate index264BY H Wth CLEBIclear bit153CLINITinitialize local clock272BI BY H W F Dtn CLRregister clear140CLREADread local clock273CLRKclear flag267CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dtn COMPregister compare134F Dtn COScosine193CFGUclear page used table298CTE1 =:store first child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float		CALL	call subroutine absolute	
Wtn CHAINload address of multilevel link262BY H Wtn CINDcalculate index264BY H WtCLEBIclear bit153CLINITinitialize local clock272BI BY H W F Dtn CLRregister clear140CLREADread local clock273CLRKclear flag267CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dtn COMPcompare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float				
BY H Wtn CINDcalculate index264BY H WtCLEBIclear bit153CLINITinitialize local clock272BI BY H W F Dtn CLRregister clear140CLREADread local clock273CLRKclear flag267CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dtn COMPregister compare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float				
BY H WtCLEBI CLINITclear bit initialize local clock153 272BI BY H W F DtnCLR CLRregister clear140CLREAD CLRK CLTEread local clock273 clear flag267 267BI BY H W F DtnCOMP COMPregister compare133BI BY H W F DtnCOMP COMPregister compare134 134F DtnCOS COScosine193 cPGUCTE1 =:store first child trap enable reg.284 cMIP clear written in page table295 295 DCCBI BY H W FtDCONVconvert to double float256				
BI BY H W F Dtn CLR CLRAD CLREAD CLRK CLTEregister clear140BI BY H W F Dtn CLR CLRK CLTEread local clock273BI BY H W F Dtn COMP the COMPregister compare282BI BY H W F Dtn COMP the COMP2register compare133BI BY H W F Dth COS the COMP2compare193CPGU CTE1 =:clear page used table the CTE2 =:298 the compare284 the compareCTE2 =:store first child trap enable reg.284 the compare284 the compareBI BY H W Fthe DCONVconvert to double float295 the convert to double float				
BI BY H W F Dtn CLRregister clear140CLREADread local clock273CLRKclear flag267CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dtn COMPcompare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float	BYHW			
CLREADread local clock273CLRKclear flag267CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dt COMP2compare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float				
CLRKclear flag267CLTEclear bit in trap enable register282BI BY H W F Dtn COMPregister compare133BI BY H W F Dt COMP2compare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CTE2 =:store second child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W Ft DCONVconvert to double float256			-	
BI BY H W F Dtn COMPregister compare282BI BY H W F Dtn COMPregister compare133BI BY H W F Dt COMP2compare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CTE2 =:store second child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W Ft DCONVconvert to double float256				
BI BY H W F Dtn COMPregister compare133BI BY H W F Dt COMP2compare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CTE2 =:store second child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W Ft DCONVconvert to double float256				
BI BY H W F DtCOMP2compare134F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CTE2 =:store second child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float	BIBYHWFD			
F Dtn COScosine193CPGUclear page used table298CTE1 =:store first child trap enable reg.284CTE2 =:store second child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float			-	
CPGUclear page used table298CTE1 =:store first child trap enable reg.284CTE2 =:store second child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float			-	
CTE1 =:store first child trap enable reg.284CTE2 =:store second child trap enable reg.284CWIPclear written in page table295DCCdata cache clear286BI BY H W FtDCONVconvert to double float				298
CWIPclear written in page table295DCCdata cache clear286BI BY H W Ft DCONVconvert to double float256		CTE1 =:		
DCCdata cache clear286BI BY H W FtDCONVconvert to double float256		CTE2 =:	store second child trap enable reg.	
BI BY H W F t DCONV convert to double float 256				
DCTSB clear data TSB 300	BI BY H W F			
		DCTSB	clear data TSB	300


Legal data formats	Assembly notation	Name	Page
			-0-
	DDIRT	dump dirty	287
BY H W F D	t DECR	decrement	144
BY HWFD	t DIV2	divide two arguments	172
BY H W F D	t DIV3	divide three arguments	176
BYHWFD	tn DIV4	divide with remainder	178
	DMOF	data memory management off	291
	DMON	data memory management on	289
	ENTB	enter buddy subroutine	225
	ENTD	enter subroutine directly	220
	ENTF	enter subroutine	222
	ENTFN	enter max argument subroutine	222
F D	t ENTIER	SIMULA entier function	161
	ENTM	enter module	219
	ENTS	enter stack subroutine	221
	ENTSN	enter max argument stack subroutine	
	ENTT	enter trap handler	223
	En :=	load least significant part	285
	En =:	of double float register store least significant part	285
	<u>1311</u> – .		205
FD	tn EXP	of double float register exponential	198
W D	t FCONR	convert to float with rounding	258
BIBYHW D	t FCONV	convert to float	256
	FREEB	free buddy	269
W	t GETB	get buddy	268
BY H W	tn GETBF	get bit field	155
BY H W	tn GETBI	get bit	151
	GO:B	jump byte	205
	GO:H	jump halfword	205
	GO:W	jump word	205
FD	t HCONR	convert to halfword with rounding	258
BIBY WFD	t HCONV	convert to halfword	256
	HL :=	load upper limit register	283
	HL =:	store upper limit register	284
BY H		t jump if status bit not set	207
BY H	IF -C GO:t		207
BY H		jump if flag not set	207
BY H	IF -S GO:t		207
BY H	IF -Z GO:t	·	207
BY H		t jump if relation true	207
BY H BY H	IF C GO:t	jump if magnitude greater or equal	
BY H	IF K GO:t	• - •	207
BY H	IF K RET IF S GO:t	8	207 207
BY H	IF ST GO:t		207
BY H	IF Z GO:t		207
		0	,
BYHWFD	t INCR	increment	143
	INIT	initialize stack	217
F D	tn INT	float integer part	158
FD	tn INTR	float integer part with rounding	159
BI BY H W	tn INV	invert register	137
W	tn INVC	word invert register with carry	138

Legal	Assembly		
data formats	notation	Name	Page
			-
FD	tn IXI	register I to the <j>'th power</j>	188
	JUMPG	jump general	206
	JUMPS	call supervisor	319
	L :=	load link register	283
	L =:	store link register	284
BIBYHWFD	tn LADDR	load address	259
	LCNTXT	load context block	312
BY H W	tn LIND	load index	263
	LL :=	load lower limit register	283
	LL =:	store lower limit register	284
BYHWFD	t LOOP:B	loop general step	213
BYHWFD	t LOOP:H	loop general step	213
BYHWFD	t LOOPD:B	loop decrement	211
BYHWFD	t LOOPD:H	loop decrement	211
BYHWFD	t LOOPI:B	loop increment	209
BYHWFD	t LOOPI:H	loop increment	209
	LREGBL	load register block	310
BIBYHWFD	t MOVE	move	131
	MTE1 =:	store first mother trap enable reg.	
	MTE2 =:	store second mother trap enable reg	
BYHWFD	t MUL2	multiply two arguments	171
BYHWFD	t MUL3	multiply three arguments	175
BYHWFD	tn MUL4	multiply with overflow	177
BYHWFD	tn MULAD	multiply and add	183
W	NCPLC	convert ND-500 descriptor to	271
		PLANC descriptor	136
BYHWFD	tn NEG NOOP	register negate	265
BI BY H W	tn OR	no operation	146
DIDINW	OTE1 :=	OR register load first own trap enable reg.	283
	OTE1 =:	store first own trap enable reg.	284
	OTE1 = : OTE2 :=	load second own trap enable reg.	283
	OTE2 :=	store second own trap enable reg.	284
	P =:	store program counter	284
	PADD	packed add	330
	PADDR	packed add rounded	330
	PCC	program cache clear	288
	PCOMP	program cache clear packed compare	333
	PCTSB	clear program TSB	300
	tn PHYLADR	get physical address	322
W	PLCCN	convert PLANC descriptor to	270
		ND-500 descriptor	
	PMOF	program memory management off	292
	PMON	program memory management on	290
	PMPY	packed multiply	332
	PMPYR	packed multiply rounded	332
FD	tn POLY	polynomial	189
	PPACK	convert ASCII to packed	335
	PPACKR	convert ASCII to packed rounded	335
	PS =:	store process segment register	284
	PSHIFT	packed shift	334
	PSHIFTR	packed shift rounded	334
	PSUB	packed subtract	331
	PSUBR	packed subtract rounded	331

Legal data formats	Assembly notation	Name	Dago
data itimats	notation	Name.	Page
BYHWFD	tn PSUM	add and multiply	184
	PUPACK	convert packed to ASCII	336
	PUPACKR	convert packed to ASCII rounded	336
BY H W	tn PUTBF	put bit field	156
BY H W	tn PUTBI	put bit	152
W	tn PWCONV	convert packed to binary word	337
	R :=	load record base	127
	R =:	record base store	130
BI BY H W	tn RDUS	read bypassing cache	301
W	RECVE	receive from port	306
F D	tn REM	divide with remainder	157
	RET	clear flag return from subroutine	226
	RETB RETBK	buddy subroutine return	226 226
	RETD	set flag buddy subroutine return return from direct subroutine	226 226
	RETK	set flag subroutine return	220
	RETT	trap handler return	226
W	REXT	read from device external to CPU	313
BY	RHOLE	read from NUCLEUS hole	303
Н	t RIOM	read ND-100 memory	299
BI BY H W F D	t RLADDR	load address record	260
BI H	tn RPGU	read page used table	296
	RPHS	read from physical address	316
BI H	tn RWIP	read written in page table	293
BY	t SCHPAR	check parity in string	252
	SCNTXT	save context block	311
BY	t SCOMP	string compare	242
BY	t SCOPA	string compare with pad	244
BY	t SCOPT	string compare translated with pad	
BY	t SCOTR	string compare translated	243
	SCPUNO	store CPU number	321
W	SEND	send to port	305
BI BY H W F D	t SET1	set to one	142
BY H W	t SETBI	set bit	154
	SETE	set bit in trap enable register	281
BI BY H W F D	SETK tn SFILL	set flag string fill	266 240
BIBYHWFD	tn SFILL tn SFILLN	string fill n elements	240 241
BY H W	t SHA	shift arithmetical	149
BY H W	t SHL	shift logical	148
BY H W	t SHR	shift rotational	150
FD	tn SIN	sine	191
BI BY	t SLOCA	string locate	247
BY	t SMATCH	string match	250
BI BY H W F D	t SMOVE	string move	234
BIBYHWFD	t SMOVN	string move n elements	239
BY	t SMVTR	move translated string	237
BY	t SMVTU	move string translated until	238
BY	t SMVUN	move string until	236
BY	t SMVWH	move string while	235
	SOLO	disable process switch	277
FD	tn SQRT	register square root	190
DV	SREGBL	save register block	309
BY	t SSCAN	string scan	248

Legal data formats	Assembly notation	Name	Page
BY	t SSKIP	skip elements	246
ВҮ	t SSPAN	string span	249
BY	t SSPAR	set parity in string	251
	ST1 :=	load first status register	283
	ST1 =:	store first status register	284
BIBYHWFD	t STZ	store zero	141
BYHWFD	t SUB2	subtract two arguments	170
BYHWFD	t SUB3	subtract three arguments	174
W	tn SUBC	subtract with carry	182
	SVERS	store microprogram version	320
BI BY H W F D	t SWAP	swap	132
FD	tn TAN	tangent	195
	TEMM1 =:	store 1st trap enable mod. mask	284
	TEMM2 =:	store 2nd trap enable mod. mask	284
BI BY H W F D	t TEST	test against zero	135
	THA :=	load trap handler register	283
	THA $=:$	store trap handler register	284
	TOS :=	load top of stack register	283
	TOS =:	store top of stack register	284
	TOSSP	special load of TOS	315
W	tn TSET	test and set	279
	TUTTI	enable process switch	278
W	tn UDIV	unsigned divide	180
W	tn UMUL	unsigned multiply	179
BI BY H F D	t WCONR	convert to word with rounding	258
BI BY H F D	t WCONV	convert to word	256
W	WEXT	write to device external to CPU	314
BY	WHOLE	write to NUCLEUS hole	304
W	tn WPCONV	convert word to packed	338
	WPHS	write to physical address	317
BI BY H W	tn XOR	exclusive OR register	147
BI	ZPGU	reset page used table bit	297
BI	ZWIP	reset written in page table bit	294

ND-500 Reference Manual Alphabetical instruction table



ND-500 Reference Manual Instruction code table

Appendices G and H are connected through a <u>reference number</u> (column Ref.). The numbers found in the cross reference table of appendix H correspond to the reference number in appendix G. This helps translation from instruction codes, as found when dumping programs, to named instructions.

		BI	ВҮ	Н	W	F	D	Ref.	Page
tn B P	:=	176004	004	010	014 176010	020	024	1 2	125 126
R tn	:= =:	176014	034	176020	030 040	044	050	3 4	127 128
B R	=: =:				176012 176011			5 6	129 130
t t	MOVE SWAP	176013 176275	031 176276	176024 176277	032 122	033 176334	054 176335	7 8	131 132
tn t	COMP COMP2	176030 176025	060 055	176034 176026	064 056	070 057	074 100	9 10	133 134
t tn	TEST NEG	101	102 177010	103 177014	104 220	105 224	106 224	11 12	135 136
	INV INVC	177020	177024	177030	230 177420			13 14	137 138
	ABS CLR	204	177400 204	177404 204	177410 204	177414 210	177414 214	15 16	139 140
t t	STZ SET1	176205 176206	110 176207	111 176210	112 115	113 107	114 176211	17 18	141 142
t t	INCR DECR	• • •	176212 176214	116 176215	117 121	120 176216	176213 176217	19 20	143 144
	AND OR	176714 176770	176220 176230	176224 176234	344 240			21 22	145 146
	XOR SHL	176774	176240 176250	176244 176251	244 176252			23 24	147 148
t	SHA		176253	176254	176255	<u></u>		25	149
	SHR GETBI		176256 176264	176257 176270	176260 176720			26 27	150 151
tn	PUTBI		176724	176730	176734			28	152
t t	CLEBI SETBI		177175 177200	177176 177201	177177 177202			29 30	153 154
	GETBF PUTBF		176740 176754	176744 176760	176750 176764			31 32	155 156
	AMODB REM		177674	177700	177704	177130	177134	33 34	160 157
	INT INTR					177140 177150	177144 177154	35 36	158 159
tn tn			176064 176074	176070 176100	124 140	130 144	134 150	37 38	165 166
tn	*		176104	176110	154	160	164	39	167
tn			176114	176120	170	174	350	40	168
t t	ADD2 SUB2		176027 176130	176124 176131	123 340	176126 176133	176127 176134	41 42	169 170
t t	MUL2 DIV2		176135 176142	176136 176143	176137 176144	176140 176145	176141 176146	43 44	171 172
			_, , _	=, == ·J	-, -, -, -, -, -, -, -, -, -, -, -, -, -	-,,	_, = 10		-,-

ND-500 Reference Manual Instruction code table

		BI	BY	Н	W	F	D	Ref.	Page
t	ADD3		176147	176150	176151	176152	176153	45	173
t	SUB3		176154	176155	176156	176157	176160	46	174
t	MUL3		176161	176162	176163	176164	176165	47	175
t	DIV3		176166	176167	176170	176171	176172	48	176
	MUL4		176040	176044	176050			49	177
	DIV4		176054	176060	176174			50	178
	UMUL				176200			51	179
τn	UDIV				177110			52	180
	ADDC				177100			53	181
	SUBC		176250	176254	177104	17(2(0	17(2)(1	54	182
	MULAD PSUM		176350 176370	176354 176374	250 176400	176360 176404	176364 176410	55	183 184
	FSUM		1/05/0	1/03/4	1/0400	1/0404	1/0410	56	104
	AXI				_	176300	176304	57	187
	IXI		176310	176314	176320			58	188
	POLY					176340	176344	59	189
tn	SQRT					176324	176330	60	190
tn	SIN					177530	177604	61	191
tn	ASIN					177534	177610	62	192
	COS					177540	177614	63	193
tn	ACOS					177544	177620	64	194
	TAN					177550	177624	65	195
	ATAN					177554	177630	66	196
	ATAN2					177560	177634	67	197
tn	EXP					177564	177640	68	198
	ALOG			····		177570	177644	69	199
	ALOG2					177574	177650	70	200
	ALOG10					177600	177654	71	201
:8	GO				300			72	205
	GO		······································		301		··· ·· · ·	73	205
: W	GO				302			74	205
. 12	JUMPG IF = GO				264 304			75 76	206 207
• 1	11 - 40				204			70	201
	IF = GO				305			77	207
	IF >< GO				306			78	207
	IF >< GO				307			79	207
:В	IF > GO				310			80	207
	IF > GO				311			81	207
	IF < GO IF < GO				312			82	207
	IF < GO IF >= GO				313 314			83 84	207 207
	IF >= GO IF <= GO				315 316			85 86	207 207
	IF <= GO IF <= GO				316 317			87	207 207
	IF K GO				320			88	207
					5-0				

	BI	ВҮ	Н	W	F	D	Ref.	Page
:H IF K GO :B IF -K GO :H IF -K GO				321 322 323			89 90 91	207 207 207
:B IF >> GO :H IF >> GO				324 325			92 93	207
:B IF >>= G0 :H IF >>= G0 :B IF << G0				326 327 330			94 95 96	207 207 207
:H IF << GO :B IF <<= GO				331 332			97 98	207 207
:H IF <<= G0 :B IF ST G0	J			333 176173			99 100	207 207
:H IF ST GO :B IF -ST GG :H IF -ST GG :B t LOOPI		176226	176227	176544 176545 176204	176424	176435	101 102 103 104	207 207 207 209
:B t LOOPI		176336	176337 176437	277 341	176434 176441	176442	104	209
:B t LOOPD :H t LOOPD :B t LOOP		176450 176443 176450 176455	176457 176444 176451 176456	176445 176452 176457	176441 176446 176453 176460	176442 176447 176454 176461	105 106 107 108	209 211 211 213
:H t LOOP CALL CALLG INIT		176462	176463	176464 303 265 334	176465	176466	109 110 111 112	213 216 215 217
ENTM ENTD ENTS ENTF				337 234 270 335			113 114 115 116	219 220 221 222
ENTSN ENTFN ENTT ENTB				272 336 274 275			117 118 119 120	221 222 223 225
RET RETK RETB RETBK		av. 1993-199		200 201 177034 177035			121 122 123 124	226 226 226 226 226
RETD RETT IF K RET t SMOVE	176546	176547	176550	202 203 235 176551	176552	176553	125 126 127 128	226 226 226 234
t SMVWH t SMVUN t SMVTR t SMVTU		176562 176563 176564 176565					129 130 131 132	235 236 237 238

		BI	ВҮ	Н	W	F	D	Ref.	Page
	SMOVN	176566	176567	176570	176571	176572	176573	133	239
	SFILL	176574	176600	176604	176610	176614	176620	134	240
	SFILLN	176624	176630	176634	176640	176644	176650	135	241
t	SCOMP		176654					136	242
	SCOTR		176655					137	243
t	SCOPA		176676					138	244 245
t t	SCOPT SSKIP		176677 176656					139 140	245
د 									
t	SLOCA	176657	176660					141 142	247 248
t t	SSCAN SSPAN		176661 176662					142	240 249
ι t	SMATCH		176663					144	250
t	SSPAR		176664					145 146	251
t t	SCHPAR BMOVE		176665 176440	177170	177171	177172	177173	140	252 255
t t	BICONV		176511	176516	176523	176530	176535	148	256
t	BYCONV	176504		176517	176524	176531	176536	149	256
t	HCONV	176505	176512		176525	176532	176537	150	256
t	WCONV	176506	176513	176520	176526	176533	176540	151	256 256
t	FCONV	176507	176514	176521	176526		176541	152	256
t	DCONV	176510	176515	176522	176527	176534		153	256
t	BYCONR					177160	177161	154	258
t	HCONR					177162	177163	155	258
t	WCONR					177164	177165	156	258
t	FCONR				177203		177204	157	258
t	ENTIER					176707	176710	159	161
tn	LADDR	177040	177044	177050	176474	176474	177054	160	259
t	RLADDR	176125	176132	176261	276	276	176262	161	260
t	BLADDR	176263	176274	176467	176543	176543	176470	162	261
	CHAIN			1=(100	176554	400040	Agggab	163	262
tn	LIND		176414	176420	254	177710	177714	164	263
tn	CIND		176424	176430	260	177720	177724	165	264
	NOOP				003			166 167	265 266
	SETK CLRK				177002 177003			167	267
	OLINI				177005				
Wn	GETB				177114			169	268
	FREEB				176666			170	269
	SOLO				177000			171	277
	TUTTI				177001			172	278
t	TSET		176500					173	279
	BP				002			174 175	280 281
	SETE				176471 176472			175 176	281 282
	CLTE				1/04/2			1/0	202
L	:=				176473	· · · · · · · · · · · · · · · · · · ·		177	283


	BI	BY	Н	W	F	D	Ref.	Page
HL :=				176667			178	283
LL :=				176670			179	283
ST1:=				176671			180	283
511				1/00/1			100	205
OTE1:=				176673			181	283
OTE2:=				176674			182	283
TOS:=				176675			183	283
TOSSP:=				177237			184	315
THA:=				176712			185	283
CAD:=				176672			186	318
L =:				176700			187	284
HL =:				176701			188	284
<u> </u>				170701			100	
LL =:				176702			189	284
ST1=:				176703			190	284
OTE1=:				176705			191	284
OTE2=:				176706			192	284
MTE1=:			· · · · · · · · · · · · · · · · · · ·	176560	<i></i>	<u></u>	193	284
MTE2=:				176561			194	284
CTE1=:				177120			195	284
CTE2=:				177121			196	284
0112				1//121			190	
TEMM1=:				177122			197	284
TEMM2=:				177123			198	284
CED=:				177124			199	284
CAD=:				177125			200	284
PS=:				177174			203	284
TOS=:				176711			204	284
							201	
THA=:				176713			205	284
P =:				176542			206	284
An :=				177060			207	285
En :=				177064			208	285
;								
An =:				177070			209	285
En =:				177074			210	285
DCC				177425			211	286
PCC				177424			212	288
DMON				177426			213	289
PMON				177427			214	290
DMOF				177430			214	290 291
PMOF								
FMUT				177431			216	292
tn RWIP	17722 ¹		177230				217	293
BI ZWIP	17723 ¹	ł					218	294
CWIP				177433			219	295
tn RPGU	177210)	177214				220	296
BI ZPGU	177220)	· · · · ·				221	297
CPGU	-,,	-		177432			222	298
~1 VU				20112				-,.

		BI	BY	н	W	F	D	Ref.	Page
t	RIOM PCTSB			177166	177434			223 224	299 300
tn	DCTSB DDIRT RDUS PLCCN	177240	177244	177250	177435 177772 177254 177775			225 226 227 228	300 287 301 270
tn	NCPLC WPHS RPHS REXT				177776 177764 177765 177750			229 230 231 232	271 317 316 313
	WEXT WHOLE RHOLE SEND		177235 177236		177754 266			233 234 235 236	314 304 303 305
W1	RECVE LREGBL SREGBL LCNTXT				267 177766 177767 177770			237 238 239 240	306 310 309 312
	SCNTXT JUMPS SVERS SCPUNO				177771 271 177773 177774			241 242 243 244	311 319 320 321
Wn	PHYLADR PADD PADDR PSUB				177760 177260 177205 177261			245 246 247 248	322 330 330 331
	PSUBR PMPY PMPYR PCOMP				177206 177264 177221 177263			249 250 251 252	331 332 332 333
	PSHIFT PSHIFTR PPACK PPACKR				177262 177207 177265 177222			253 254 255 256	334 334 335 335
	PUPACK PUPACKR PWCONV WPCONV				177266 177223 177274 177270			257 258 259 260	336 336 337 338
t t t	SSMOV RES1 RES2 RES3		177167	(SSMOV	reserve 236 237 177004	l for f	future us	e) 261 262 263 264	
t t	RES4 RES5				177005 177006			265 266	

		BI	BY	Н	W	F	D	Ref.	Page
t	RES6				177007			267	
t	RES7				177036			268	
t	RES8				177037			269	
t	CLINIT				177436			270	
t	CLREAD				177437			271	
tn	RES11		177300	177320	177340	177360	177440	272	
tn	RES12		177304	177324	177344	177364	177444	273	
tn	RES13		177310	177330	177350	177370	177450	274	
tn	RES14		177314	177334	177354	177374	177454	275	
t	RES15		177460	177470	177500	177510	177520	276	
t	RES16		177461	177471	177501	177511	177521	277	
t	BES17		177462	177472	177502	177512	177522	278	

t RES17 t RES18 t RES19	177462 177463 177464	177472 177473 177474	177502 177503 177504		177522 177523 177524	278 279 280	
t RES20 t RES21 t RES22 tn	177465 177466 177467	177475 177476 177477		177515 177516 177517	177525 177526 177527	281 282 283 284	
tn tn tn	· · · · · · · · · · · · · · · · · · ·		364 370 374			285 286 287	

ND-500 Reference Manual Instruction code table



Appendices G and H are connected through a <u>reference number</u> (column Ref.). The numbers found in the cross reference table of appendix H correspond to the reference number in appendix G. This helps translation from instruction codes, as found when dumping programs, to named instructions. ND-500 Reference Manual Instruction code cross reference table

	0	1	2	3	4	5	6	7
000210 000220 000230 000250 000250 000270 000300 000310 000320 000330 000340 000350	-			166W 1H 1F 7F 4W 4D 9BY 9F 11H 17F 41W 37F 38W 38D 39F 40W 126W 16F 12W 16F 12W 16F 12W 16F 12W 16F 12W 165W 0 110W 83W 91W 99W 0 40D	1BY 1W 1D 4BY 4F 7D 9W 9D 11W 17D 37W 37D 38F 39W 39D 40F 16W * 16W * 16W * 16W * 16W * 16W * 114W 23W 164W 75W 119W 76W 84W 92W 112W 21W 0	1BY 1W 1D 4BY 4F 10BY 9W 9D 11F 18W 37W 37D 38F 39W 37D 38F 39W 39D 40F 16W * 16D * 12D * 127W 23W 164W 111W 120W 77W 85W 93W 116W 21W 0	1BY 1W 1D 4BY 4F 10W 9W 9D 11D 19H 37W 37D 38F 39W 39D 40F 16W * 16D * 262W 23W 164W 236W * 161F * 78W 86W 94W 118W 21W 0	1BY 1W 1D 4BY 4F 1OF 9W 9D 18F 19W 37W 37D 38F 39W 37D 38F 39W 39D 40F 16W * 16D * 263W 23W 104W 237W 104W 237W 104W 237W 104W 21W 0
: 000360		tion code	es: 284W	284W	285W	285W	285W	285W
000380		286W	286W	286W	287W	287W	287W	287W
Note: 1	170000	to 17577'	7 are re	served c	odes.			
176000 176010 176020 176030 176050 176050 176070 176100 176110 176120 176130 176140 176150 176160 176170	40h 42by 43f 45h 46d	0 6W 4H 9BI 49W 50H 37H 38H 39H 40H 42H 43D 45W 47BY 48F	0 5W 4H 9BI 49BY 49W 50H 37H 38H 39H 40H 161BY 44BY 45F 47H 48D	0 7BI 4H 9BI 49W 50H 37H 38H 39H 40H 42F 44H 45D 47W 100W	1BI 4BI 7H 9H 49H 50BY 37BY 38BY 39BY 40BY 40BY 41H 42D 44W 46BY 47F 50W	1BI 4BI 10BI 9H 49H 50BY 37BY 38BY 39BY 40BY 161BI 43BY 44F 46H 47D 50W	1BI 4BI 10H 9H 49H 50BY 37BY 38BY 39BY 40BY 40BY 41F 43H 44D 46W 48BY 50W	1BI 4BI 41BY 9H 49H 50BY 37BY 38BY 39BY 40BY 40BY 41D 43W 45BY 46F 48H 50W

	0	1	2	3	4	5	6	7
176200	51W	51W	51W	51W	103W	17BI	18BI	18by
176210	18H	18D	19BY	19D	20BY	20H	20F	20D
176220	21BY	21BY	21BY	21BY	21H	21H	21H	21H
176230	22BY	22BY	22BY	22BY	22H	22H	22H	22H
176240	23BY	23BY	23BY	23BY	23H	23H	23H	23H
176250	24BY	24H	24W	25BY	25H	25W	26BY	26н
176260	26 W 27Н	161H	161D	162BI	27BY	27BY	27BY	27BY
176270 176300	27n 57F	27H 57F	27H 57F	27H	162BY	8BI	8BY	8H
176310	57F 58BY	57r 58by	57F 58BY	57F 58BY	57D 58h	57D 58h	57D	57D
176320	58W	58W	58W	58W	50F	50n 60F	58h 60f	58H 60F
176330	60D	60D	60D	60D	8F	8D	104BY	104H
176340	59F	59F	59F	59F	59D	59D	59D	59D
176350	55BY	55BY	55BY	55BY	55н	55H	55H	55н
176360	55F	55F	55F	55F	55D	55D	55D	55D
176370	56BY	56BY	56BY	56BY	56н	56H	56н	56н
176400	56W	56W	56W	56W	56F	56F	56F	56F
176410	56D	56D	56D	56D	164BY	164BY	164BY	164BY
176420		164H	164н	164H	165BY	165BY	165BY	165BY
176430		165H	165H	165H	104F	104D	105BY	105н
176440		105F	105D	106BY	106H	106W	106F	106D
176450 176460		107H 108D	107W	107F	107D	108BY	108H	108W
176470		100D 175W	109BY 176W	109H	109W 160F *	109F 160F *	109D 160F *	162H
176500		0	170w 0	177W 0	149BI	150F 150BI	151BI	160F * 152BI
176510		148by	150BY	151BY	152BY	153BY	148H	149H
176520		152H	153H	148W	149W	150W	152W	153W
176530		149F	150F	151F	153F	148D	149D	150D
176540		152D	206W	162F *	101W	102W	128BI	128BY
176550	128H	128W	128F	128D	163W	163W	163W	163W
176560		194W	129BY	130BY	131BY	132BY	133BI	133BY
176570		133W	133F	133D	134BI	134BI	134BI	134BI
176600		134BY	134BY	134BY	134н	134H	134H	134H
176610		134W	134W	134W	134F	134F	134F	134F
	134D	134D	134D	134D	135BI	135BI	135BI	135BI
176630 176640	135BY 12EW	135BY	135BY	135BY	135H	135H	135H	135H
176650	1250W	135W 135D	135W 135D	135W 135D	135F	135F 137BY	135F	135F 141BI
176660		142BY	143BY	1350 144BY	136BY 145BY	137BY 146BY	140BY 170W	178W
176670		180W	186W	181W	182W	183W	138BY	139BY
176700		188W	189W	190W	0	191W	192W	159F
176710		204W	185W	205W	21BI	21BI	21BI	21BI
	27W	27W	27W	27W	28by	28by	28by	28by
	28н	28н	28н	28H	28W	28W	28W	28W
176740	31BY	31BY	31BY	31BY	31H	31H	31H	31H
176750	31W	31W	31W	31W	32BY	32BY	32BY	32BY
	32H 22BI	32H 22BI	32H 22DT	32H	32W	32W	32W	32W
177000 :		22B1 172W	22BI 167W	22BI 168W	23BI 26/1W	23BI	23BI	23BI
	12BY	1/2W 12BY	10/W 12BY	166W 12BY	264W 12H	265W 12H	266W 12H	267W 12Н
	12B1 13BI	13BI	13BI	12BY 13BI	12H 13BY	12H 13BY	12H 13BY	12H 13BY
	13H	13H	13H	13H	123W	124W	268W	269W
177040		160BI	160BI	160BI	160BY	160BY	160BY	160BY
177050	160н	160H	160H	160H	160D	160D	160D	160D
177060 2	207W	207W	207W	207W	208W	208W	208W	208W

0		1	2	3	4	5	6	7
177070 209			-	209W	210W	210W	210W	210W
177100 53		53W	53W	53W	54W	54W	54W	54W
177110 52		52W	52W	52W	169W	169W	169W	169W
177120 195				198W	199W	200W	201W	202W
177130 34		34F	34F	34F	34D	34D	34D	34D
177140 35 177150 36		35F 36F	35F 36F	35F 36F	35D 36D	35D 36D	35D 36D	35D 36D
177150 36 177160 154			50r 155F	155D	156F	156D	223H	261BY
177170 147			L47F	147D	203W	29BY	29H	29W
		зон	30W	157W	157D	247W	249W	25 4 W
177210 220			-	220BI	220H	220H	220H	220H
177220 221		51W 2	256W	258W	217BI	217BI	217BI	217BI
177230 217	'H 21	L7H 2	217H	217Н	218BI	234BY	235BY	184W
177240 227				227BI	227BY	227BY	227BY	227BY
177250 227				227Н	227W	227W	227W	227W
177260 246			253W	252W	250W	255W	257W	0
177270 260			260W	260W	259W	259W	259W	259W
177300 272 177310 274			272BY 274BY	272BY 274BY	273BY 275BY	273BY 275BY	273BY 275BY	273BY 275BY
177320 272			272H	272H	273Н	273H	273н	273H
177330 274			274H	274H	275H	275н	275H	275H
177340 272			272W	272W	273W	273W	273W	273W
177350 274			274W	274W	275W	275W	275W	275W
177360 272			272F	272F	273F	273F	273F	273F
177370 274			274F	274F	275F	275F	275F	275F
		15BY	15BY	15BY	15H	15H	15н 15D *	15H 15D *
177410 15		15W	15W 14W	15W 14W	15D * 212W	15D * 211W	213W	214W
177420 1 ⁴ 177430 215		14W 16W	14W 222W	219W	212W 224W	225W	213W 270W	271W
177440 272			272D	272D	273D	273D	273D	273D
177450 274			274D	274D	275D	275D	275D	275D
177460 270			278BY	279BY	280BY	281BY	282BY	283BY
177470 270			278н	279н	280H	281H	282н	283н
177500 27	6W 2	77W	278W	279W	280W	281W	282W	283W
177510 27		•••	278F	279F	280F	281F	282F	283F
177520 27	6D 2		278D	279D	280D	281D	282D	283D
		61F	61F	61F	62F	62F	62F 64F	62F 64F
	3F	63F	63F 65F	63F 65F	64F 66F	64F 66F	66F	66F
	5F 7F	65F 67F	67F	67F	68F	68F	68F	68F
	9F	69F	69F	69F	70F	70F	70F	70F
	1F	71F	71F	71F	61D	61D	61D	61D
	2D	62D	62D	62D	63D	63D	63D	63D
177620 6	4D	64D	64D	64D	65D	65D	65D	65D
	6D	66D	66D	66D	67D	67D	67D	67D
	8D	68D	68D	68D	69D	69D	69D	69D
	OD	70D	70D	70D	71D 0	71D 0	71D 0	71D 0
	0 0	0 0	0 0	0 0	33BY	33BY	33BY	33BY
	о 3н	33н	33н	33н	33W	33₩	33W	33W
177710 16		.64F	164F	164F	164D	164D	164D	164D
177720 16		65F	165F	165F	165D	165D	165D	165D
177730	0	0	0	0	0	0	0	0
177740	0	0	0	0	0	0	0	0
177750 23	2W 2	:32W	232W	232W	233W	233W	233W	233W


ND-500 Reference Manual Instruction code cross reference table

ND-500 Reference Manual Instruction code cross reference table

•

0	1	2	3	. 4	5	6	7
	245W 241W		245W 243W	230W 244W	231W 228W	238W 229W	239W 0

ND-500 Reference Manual Instruction code cross reference table



 \bigcirc

This table indicates the effect of all instructions on the status register. The following codes are used:

- C unconditionally cleared
- S unconditionally set
- space unaffected
 - * set or reset depending on operand value
 - I set or reset if integer instruction, otherwise cleared
 - F set or reset if float instruction, otherwise cleared
 - A addressing status; set or reset depending
 - on operand addresssing
 - PV protect violation

Staus bits abbreviations:

ATF	Address trap fetch	IOS	Illegal operand specifier
ATR	Address trap read	IOV	Illegal operand value
ATW	Address trap write	ISE	Instruction sequence error
AZ	Address zero trap	IVO	Invalid operation
BO	BCD overflow	IX	Illegal index
BPT	Breakpoint instruction trap	Κ	Flag
BT	Branch trap	0	Integer overflow
С	Carry	PSD	Process switch disabled
CT	Call trap	S	Sign
DR	Descriptor range	SIT	Single instruction trap
DZ	Divide by zero	ST0	Stack overflow
FO	Floating overflow	STU	Stack underflow
FU	Floating underflow	XSE	Index scaling error
IIC	Illegal instruction code	Z	Zero

Some traps conditions not listed in the table may occur in all instructions. They are not caused by execution of any specific instruction, but may be set at any time if certain hardware or software conditions occur. These trap conditions include:

- programmed trap
- disable process switch timeout
- disable process switch error
- protect violation
- trap handler missing
- page fault
- power fail
- processor fault
- hardware fault

P S			:		I V	: D:F	F	B	I:S 0:1	B	с	B:A P.T			: A•D	т		S:X T:S			
		С	S:K	0	Ó	Z:U	0	õ	V:T	T	Ť	T:F	R	Ŵ	Z:R	x	Ō	U:E	Ċ	s	E
			:			:			:			:			:			:			
*	*	I	*:			C:F			:A			:A			A:A			:A		*	
+	*	I	*: .	I		C:F			:A			:A			A:A			:A		*	
	*	I I	*: *:			C:F			:A			:A			A:A			:A		*	
/ :=	*	C	*.			*:F C:C			:A :A			:A :A			A:A			:A		≖ *	
=:	*	c	*:			C:C			:A			:A	A	Δ	A:A A:A			:A :A		*	
ABS	*	Č	*			C:C			:A			:A		11	:			:			
ACOS	*	С	*:	С	*	C:C	С	С	:A			:A	А		A:A	А		:A			
ADD2	*	I	*:			C:F			:A						A:A			:A		*	
ADD3	*	I *	*:			C:F			:A					А	A:A			:A		*	
ADDC ALOG	*	Ĉ	*:	* C	С #	C:C C:C			:A			:A			A:A			:A		*	
ALOG10	*	c	*	c	*	C:C			:A :A			:A :A			A:A A:A			:A			
ALOG2	*	c	*:	č	#	C:C			:A			:A			A:A			:A :A			
AND	*	č	*	č	С	C:C			:A			:A			A:A			:A		*	
AMODB	*	С	*:	Ι	С	*: C	C	C	:A			:A			A:A			:A		*	
ASIN	*	С	*:	-	*				:A			:A	А		A:A	А		:A			
ATAN	*	C	*:	С	*	C:C			:A			:A			A:A			:A			
ATAN2 AXI	*	C C	*: *:	C	*			C	:A			:A			A:A			:A			
An :=	*	C	*.			C:F C:C			:A			:A			A:A			:A		* *	
An $=:$	¥	c	*:			C:C			:A :A			:A :A	А	Δ	A:A A:A			:A :A		*	
B :=	×	Č	*:			C:C			:A			:A	Α	Л	A:A			:A		¥	
B =:	*	Ċ	*	Ċ		C:C			:A			:A		Α	A:A			:A		¥	
BLADDR	*	С		С		C:C			:A			:A			A:A			:A			
BMOVE	С	С	C:	С	С	C:C	С	С	:A			:A	А	А	A:A			:A		*	
BP		~			-	:			:A			*: A			:			:	*		
BYCONR BYCONV	*	C C	*: *:	*		C:C			:A						A:A			:A		*	
CAD :=	*	c	-			C:C C:C			:A :A						A:A A:A			:A	*	*	
CAD =:	*					C:C			:A			:A	А		A:A			:A :A		*	
CALL		•	:	Ŭ	Ť	:	Ũ	Ŭ	:A			:A	Α	~	A:A			:A			A
CALLG			:			:			:A			:A			A:A			:A			A
CED =:	*		C:	С	С	C:C	С	С	:A			:A		А	A:A			:A		¥	
CHAIN	*		C:*			C:C						:A	А		A:A	А		:A		*	
CIND	*	C		*		C:C						:A			A:A			:A		*	
CLEBI CLINIT	S	С	C:	С	С	C:C	С	С					Α	Α	A:A	Α		:A	ж	*	
CLINII	S	C	: C:	c	c	: C:C	c	c	:A :A			:A			:			:	*		
CLREAD	0	Ŭ	:	Č	U	:	C	C	:A			:A :A			:			:			
CLRK			:C			:			:A			:A			:			:A		*	
CLTE			:			:			* :A			:A	А		A:A	А		:A		¥	
COMP	*		*:			C:F			:A			:A	А		A:A	А		:A		*	
COMP2	*	-				C:F			:A			:A			A:A			:A		*	
COS CPGU	Ŧ	С	*:	С	-	C:C	С	С	:A			:A	A		A:A	A		:A			
CTE1 =:	*	С	: *:	C	C	: C:C	c	C	:A :A			:A		٨	:	٨		:	*	*	
CTE2 =:	*		•			C:C			:A			:A :A			A:A A:A			:A		*	
CWIP		-	:	-	~	:	č	Ý	:A			:A		11	:	п		:A :	*		
DCC			:			:			:A			:A			:			:	¥		
DCONV	*	С	*:	С	С	C:C	С	С	:A				А	А	A:A	Α		:A		×	
DCTSB	*	-	_: _	-		:		_	:A			:A			:			:	*		
DECR	*	Ι	*:	T	С	C:C	С	С	:A			:A	Α	А	A:A	A		:A		*	

P S D		с	: : S:K	0		: D:F Z:U							Т	Т			Т	S:X T:S U:E	Ι	0 S
DTUO	*	~	_: _	-	~	:	_	~	:			:			:			:		*
DIV2		C	*:		C	*:F			:A						A:A			:A		
DIV3	Ĩ	C			C	*:F			:A						A:A			:A		*
DIV4	-	С	*:	T	С	*: C	С	С	:A				A	Α	A:A	A		:A		*
DMOF			:			:			:A			:A			:			:	*	
DMON			:			:			:A	~	~	:A			:		ж	:	π	м.
ENTB			:			:			:A			:A			A:A		π	:A		* A
ENTD ENTF			:			:			:A			:A			:	A		:		A
ENTFN			:			:			:A			:A			A:A			:A		* A
ENTER	*	С	*.	т	c	: C:C	~	~	*:A			:A			A:A			:A		* A * A
ENTM		C	•	Т	C	0:0	U	C	:A			:A :A			A:A		*	:A		
ENTS			•			•			:A			:A :A			A:A A:A		*	:A :A		* A * A
ENTSN			•			•			*:A			:A			A:A		*	:A		* A
ENTT			•			•			:A			.л :А			A:A		¥	:A		* A
En :=	*	С	*.	С	С	c:c	С	С	:A	5	0	:A			A:A			.л :А		н Н
En =:	*		*:			C:C			:A			:A	n	۵	A:A			:A		*
FCONR		č				C:C			:A				۵		A:A			:A		*
FCONV	#		*:			C:C			:A						A:A			:A		*
FREEB		Ť	:	Ť	Ť	:	Ť	Ŭ	:A			:A	••		A:A			:A		¥
GETB			:			:			:A			:A	A	••	A:A		¥	:A		¥
GETBF	*	С	*	С	С	C:C	С	С	*:A			:A			A:A			:A		*
GETBI	¥	С	C:			C:C		C	*:A			:A			A:A			:A		¥
GO:B			:			:			:A	S		:A			A:			:		
GO:H			:			:			:A			:A			A:			:		
GO:W			:			:			:A	S		:A			A:			:		
HCONR	*	С	*:	¥	С	C:C	С	С	:A			:A	А	A	A:A	A		:A		*
HCONV	*	С	*:	¥	С	C:C	С	С	:A			:A	А	Α	A:A	Α		:A		*
HL :=	*	С	*:			C:C			:A			:A	A		A:A	А		:A		*
HL =:	*	С	*:	С	С	C:C	С	С	:A			:A		А	A:A	А		:A		*
IF -C GO			:			:			:A	*		:A			A:			:		
IF -K GO			:			:			:A	*		:A			A:			:		
IF -S GO			:			:			:A	*		:A			A:			:		
IF -ST GO			:			:			*:A	π Ξ		:A	A		A:			:A		*
IF -Z GO			:			:			:A			:A			A:			:		
IF <rel></rel>			:			:			:A			:A			A:			:		
IF C GO			:			:			:A	**		:A			A:			:		
IFK GO IFK RE			:			:			:A	*		:A			A:			:		
IF K KE			:			:			:A	#		:A			A:			:		
IF ST GO			•			:			:A:	#		:A	٨		A:			:		*
IF Z GO			•			•			*:A			:A :A	A		A: A:			:A		
INCR	*	C	*.	т	c	c:c	c	C	:A :A				۸	۸	A: A:A	٨		: :A		*
INIT		U	:	Ŧ	C	:	C	U	:A			:A			A:A		*	:A		*
INT	*	С	*	С	С	c:c	С	С	:A			:A			A:A			:A		*
INTR	*	č	*			C:C			:A			:A			A:A			:A		¥
INV	*	č	*			C:C			:A			:A			:			:		
INVC	*	¥	*:	*		C:C			:A			:A			:			:		
IXI	*	С	*	*		C:C						:A	A		A:A	A		:A		*
JUMPG			:			:	-	-	:A	S		:A			A:A			:A		*
JUMPS S			:			:			:			:			:			:	¥	
L :=	*	С	*:	С	С	C:C	С	С	:A			:A	А		A:A	А		:A		¥
L =:	#	С	*:	С	С	C:C	С	С	:A			:A		А	A:A			:A		*
LADDR	*	С	*:	С	С	C:C	С	С	:A			:A			A:A	Α		:A		*

	P S D	7	c	: :	0								B:A P:T T:F	Т	Т			Т		Ι	0	S
• • • • • • • •		4	C	:	U	U	2:0	U	U	:	T	T	:	n	W	2:n :	Λ	U	0:E	C	З	С
LCNTXT	*	¥	*	* *	*	¥	* *	Ħ	#	*:A	*	*	*:A	Α		A:A	A	¥	*:A	*	A	¥
LIND		*	С	*:	С	С	C:C	С	С	:A			:A			A:A			:A		¥	
LL :=		*	С	*:	С	С	C:C	С	С	:A			:A	А		A:A	A		:A		¥	
LL =:		*	С	*:	С	С	C:C	С	С	:A			:A		Α	A:A	А		:A		*	
LOOP		¥	С	*:	С	С	C:C	С	С	* :A	*		:A	А	А	A:A	А		:A		¥	Α
LOOPD		¥	С	*:	С	С	C:C	С	С	:A	¥		:A	А	Α	A:A	А		:A		*	А
LOOPI		*	С	*:	С	С	C:C	С	С	:A	¥		:A	А	А	A:A	А		:A		*	А
LREGBL				:			:			:A			:A			A:A			:A		*	
MOVE		*	С	*:			C:C			:A	A					A:A			:A		*	
MTE1 :=		*	С				C:C			:A			:A	A		A:A			:A		*	
MTE1 =:		*		*:			C:C			:A			:A			A:A			:A		*	
MTE2 :=		*		*:			C:C			:A			:A	A		A:A			:A		*	
MTE2 =:		*		*:			C:C			:A			:A			A:A			:A		*	
MUL2		*	I	*: *:	I		C:F			:A						A:A			:A		*	
MUL3		*	I C	*.	⊥ ₩		C:F			:A						A:A			:A		*	
MUL4		*	I	*			C:C			:A						A:A			:A		×	
MULAD NCPLC		*		*			C:F C:C			:A						A:A A:A			:A :A		*	
NEG		¥		*			C:C			:A :A			:A	А	А		А					
NOOP				•		C		U	C	:A			:A			:			:			
OR		*	C	*:	c	c	: C:C	c	c	:A			:A			A:A	٨		: :A		*	
OTE1 :=		¥		*:			C:C			:A			:A			A:A			:A		*	
OTE1 :		¥		*:			C:C						:A			A:A			:A		*	
OTE2 :=		*		*:			C:C			:A			:A			A:A			:A		*	
OTE2 :=		*		*:			c:c			:A			:A			A:A			:A		*	
P =:		*		*:			C:C			:A			:A			A:A			:A		*	
PADD		*		*:	č		C:C			C:A						A:A			:		*	
PADDR		*		*	č		C:C									A:A			:		*	
PCC				:			:	-		:A			:A			:			:			
PCOMP		*	С	*:	С	*	C:C	С	*	C:A			:A			A:A			:		*	
PCTSB				:			:			:A			:A			:			:	*		
PHYLADR				:			:			:A			:A			A:A	Α		:A		A	
PLCCN		*	C	*:	С	С	C:C	С	С	C:A			:A	A	А	A:A	А		:A		А	
PMOF				:			:			:A	*		:A			:			:	¥		
PMON				:			:			:A	*		:A			:			:	*		
POLY		*	0				C:*		С				:A			A:A			:A		*	
PMPY		*		*:						C:A						A:A			:		*	
PMPYR		*	<u> </u>							C:A						A:A			:		*	
PPACK		*	· ·				C:C			C:A						A:A			:		*	
PPACKR		*	~				C:C			C:A						A:A			:		*	
PS =:		*		C:			C:C									A:A			:		*	
PSHIFT PSHIFTR		*	C		C		C:C									A:A			:		*	
PSUB		#	C	*			C:C			C:A C:A						A:A A:A			:		*	
PSUBR		*					C:C									A:A			•		*	
PSUM		*	~	*:	I		C:*						:A						:A		*	
PUPACK		*	-				C:C									A:A			• •		*	
PUPACKR		¥			č		C:C									A:A			:		*	
PUTBF		*					C:C						:A			A:A			:A		#	
PUTBI		¥		C:			C:C						:A			A:A			:A		*	
PWCONV		*			*	*	C:C									A:A			:		*	
R :=		¥	C	*:	С	С	C:C						:A			A:A			:A		*	
R =:		*	C	*:	С	С	C:C	С	С	:A			:A		A	A:A	A		:A		*	

	P			:		I	:			I:S			B:A	A	A	:		S	s:x	Ι	Ι	I
	S	•7	~	:	~	-							P:T				_		T:S			
•••••	.D	L	C	S:K	U	U	Z:U :	0	0	V:T	Т	Т	T:F	к	W	Z:R :	Х	0	U:E	С	S	Е
RDUS		¥	С	*:	с	с	с:			:A			:A	Α		• A:A	Α		:		*	
RECVE			•	*	Ť	Ť	:			:A			:A			A:A			:A			
REM		¥	С	*	С	С	*:C	С	С	:A			:A			A:A			:A		*	
RET			-	:C	•	-	:	-	-	:A	¥		:A	••		A:	••		*.			
RETB				:C			:			:A	*		:A			A:			*			
RETBK				:S			:			:A	¥		:A			A:			*			
RETD				:			:			:A	¥		:A			A:			*:			
RETK				:S			:			:A	*		:A			A:			*:			
RETT				:			:			:A	¥		:A			A:			:			
REXT				:*			:			:A			:A	А		A:A	А		:A	*		
RHOLE				:*			:			:A			:A	Α	Α	A:A			:		*	
RIOM				:			:			:A			:A	Α		A:A	А		:	*	*	
RLADDR		*	С	С:	С		C:C			:A			:A			A:A			:A		*	
RPGU		*	С	*:	С		C:C			:A			:A	Α		A:A	А		:	*		
RPHS		*	С	C:	С		C:C			:A			:A		А	A:			:	*		
RWIP		*	С	*:	C		C:C			:A			:A	А		A:A	А		:	*		
SCHPAR		*	С	*:*	С	С	C:C	С	С	*: A			:A			A:A	A		:		¥	
SCNTXT				:			:			:A			:A/			A:			:*	*	A	
SCOMP		*	C	*:*	С	С	C:C		С	:A			:A			A:A			:		*	
SCOPA		*	C	*:*	С	С			С	:A			:A			A:A			:		*	
SCOPT		*	С	*:*	С		C:C			:A			:A			A:A			:		*	
SCOTR		*	С	<u>*</u> :*	С		C:C			:A			:A			A:A			:		*	
SCPUNO		*	С	*:	С	С	C:C	С	С	:A			:A			A:A			:A		*	
SEND		_	-	ु:*			:			:A			:A			A:A			:A		*	PV
SET1		С	-	*:	C		C:C			:A			:A			A:A			:A		*	
SETBI		С	С	С:	С	С	C:C	С	С	*:A			:A			A:A			:A		*	
SETE				:			:			*:A			:A			A:A	A		:A		*	
SETK		~	~	:S	~	~	:	~	-	:A			:A			:			:			
SFILL		C #	C		C	C	C:C		C	:A			:A			A:A			:		*	
SFILLN		-	C	C:*	C	C	C:C		C	:A						A:A			:A		π ¥	
SHA SHL		*	C	*.	C	C	C:C		C	*:A						A:A			:A		*	
SHR		*	C C	*.	C C	C	C:C C:C		C	*:A						A:A			:A		*	
SIN		*	c	*	c	*	C:C		C	*:A						A:A			:A			
SLOCA		*		c:c						:A :A			:A :A			A:A A:A			:A		*	
SMATCH		*		C:C						:A			:A			A:A A:A	м		•		*	
SMATCH		С		C:*						:A						A:A A:A			:		*	
SMOVE		¥		C:*			C:C			:A						A:A	۵		:A		*	
SMVTR		С		C:*			C:C			:A						A:A			:A		*	
SMVTU		*		C:*			C:C			:A						A:A			:A		*	
SMVUN		*					C:C			:A						A:A			:A		*	
SMVWH		#		C:*						:A						A:A			:A		*	
SOLO	S		-	:	-	-	:	-	•	:			:			:	••		:			
SQRT		*	С	*:	С	*	C:*	#	С	:A			:A	А		A:A	A		:A		*	
SREGBL				:			:			:A			:A			A:A			:A		Α	
SSCAN		¥	С	C:C	С	С	C:C	С	С	:A			:A	А		A:A	А		:A		*	
SSKIP		*	С	*: C	С	С	C:C	С	С	:A			:A	Α		A:A	А		:A		*	
SSPAN		¥		C:C						:A			:A	А		A:A			:A		*	
SSPAR		С	С	C:S	С	С							:A			A:A			:A		*	
ST1 :=		*	*	*:*	*	*	*:*	#	*	*:*	#	*	*:*	*	*	*:*	*	*	*: A		*	
ST1 =:				:			:			:A			:A		А	A:A	А		:A		*	
STZ				C:			C:C			:A			:A		A	A:A	A		:A		*	
SUB2		*	Ι	*:	I	С	C:F	F	С	:A			:A	A	A	A:A	А		:A		*	

Р			:		Ι	:			I:S			B:A	A	A	:		S	s:x	Ι	Ι	I
S			:		V	D:F	F	В	0:I	В	С	P:T	Т	Т	A:D	Ι	Т	T:S	Ι	0	S
D	Z	С	S:K	0	0	Z:U	0	0	V:T	Т	Т	T:F	R	W	Z:R	Х	0	U:E	С	S	Ε
			:			:			:			:			:			:			
SUB3	*	Ï	*:	Ι	С				:A					А	A:A			:A		*	
SUBC	*	*	*:	*	С	C:C			:A			:A	Α		A:A	Α		:A		*	
SVERS	*	С	*:	С	С	C:C			:A			:A		А	A:A	Α		:A		А	
SWAP	*	С	*:	*	С	C:C	С	С	:A			:A	А	А	A:A	А		:A		*	
TAN	*	С	*:	С	*	C:C	С	С	:A			:A	Α		A:A	А		:A			
TEMM1 =:	*	С	*:	С	С	C:C	С	С	:A			:A		А	A:A	Α		:A		*	
TEMM2 =:	*	С	*:	С	С	C:C	С	С	:A			:A		Α	A:A	Α		:A		*	
TEST	*	Ι	*:	С	С	C:C	С	С	:A			:A	А		A:A	Α		:A		*	
THA :=	*	С	*:	С	С	C:C	С	С	:A			:A	А		A:A	А		:A		*	
THA $=:$	*	С	*:	С	С	C:C	С	С	:A			:A		А	A:A	А		:A		*	
TOS :=	*	С	*:	С	С	C:C	С	С	:A			:A	Α		A:A	А		:A		*	
TOS =:	*	С	*:	С	С	C:C	С	С	:A			:A		А	A:A	Α		:A		*	
TOSSP	*	С	*:	С	С	C:C	С	С	:A			:A	Α		A:A	Α		:A			
TSET	*	С	*:	С	С	C:C	С	С	:A			:A	Α	Α	A:A	Α		:A		*	
TUTTI C			:			:			:A			:A			:			:			
UDIV	¥	С	*:	С	С	*:C	С	С	:A			:A	А		A:A	Α		:A		*	
UMUL	#	С	*:	*	С	C:C	С	С	:A			:A	Α		A:A	Α		:A		*	
WCONR	*	С	*:	¥	С	C:C	С	С	:A			:A	Α	Α	A:A	Α		:A		*	
WCONV	*	С	*:	*	С	C:C	C	С	:A			:A	Α	Α	A:A	Α		:A		¥	
WEXT			:*			:			:A			:A	Α		A:A	Α		:A	*		
WHOLE			.*			:			:A			:A			A:A					¥	PV
WPCONV	*	С	*	С	С	C:C	С	¥	:A			:A			A:A			:		¥	- •
WPHS	*	Ċ	C:	Ċ		C:C		С	:A			:A	Α		A:			•	*		
XOR	*	č	*.	č		C:C			:A					Α	A:A	Α		:A		¥	
ZPGU		Ŭ	•	Č	Ŭ		Ŭ	J	:A			:A			:A			:A	¥	*	
ZWIP			•			•			:A			:A			:A			:A	*	*	
2717 IL L			•			•			• 7			••	п		• •	п		• "			

INDEX LIST

Index	term	

	Reference
--	-----------

- instruction
* instruction
+ instruction
/ instruction
:= instruction
=: instruction
A to the I'th power
abbreviations and symbols
ABS instruction
absolute addressing
absolute jump, unconditional
absolute post-indexed addressing
absolute program addressing
absolute value
access code
access protection
ACOS instruction
add
add three operands
add two operands
add with carry
ADD2 instruction
ADD3 instruction
ADDC instruction
address access
address code table
address codes
address codes, short
address domain
address in memory
address load
address mode survey
address register
address translation
address trap fetch (ATF) 60
address trap read (ATR)
address trap write (ATW)
address vector
address zero access (AZ) 60
addressing modes
addressing traps
allocation strategy
ALOG instruction
ALOG10 instruction

Index term	<u>Reference</u>
ALOG2 instruction	200
alphabetical instruction table	200
alternative addressing	32, 109, 345
alternative domain	36, 109
alternative prefix	
AMODB instruction	
An registers (floating-point accumulators)	
AND instruction	
arc cosine	
arc sine	
arc tangent	-
arc tangent two argument	197
arithmetical instructions	165
arithmetical shift	
array addressing	
array arguments	96
ASCII coded decimal numbers	326
ASIN instruction	
ATAN instruction	196
ATAN2 instruction	197
ATF status bit	60
ATR status bit	
ATW status bit	
AUX stack location	221
AUX/LOG stack location	20, 23
AXI instruction	187
AZ status bit	60
B := instruction	126
$B =: instruction \dots \dots$	
$B = 1 \text{ instruction} \dots \dots \dots \dots \dots \dots \dots \dots \dots $	12 20 87 221
B register	13, 20, 07, 224
B register load address	261
BCD (packed) format	
BCD (packed) openanda	
	328
BCD instructions	
	329
BCD overflow (BO)	57, 329
bias in float exponent	73
	325
	200
	71
bit field	
	40
bit number within word	
	73
	73
BLADDR instruction	
block move and fill	
BMOVE instruction	
BO status bit	
BP instruction	280

Index term	Reference
BPT status bit	59 280 59 22, 225, 268 44 301 75 72 75
C status bit	286 288 47 47 301 287 318 13, 36, 284 264 216 215 319 59 36 2252 31, 52 231 252 31, 52, 284 264 153 282 286 267 297 298 288 140 300 294
clear written in page tableCLEBI instructionCLINIT instructionCLR instruction	153 272

```
Reference
```

CLREAD instruction
CLRK instruction
CLTE instruction
common logarithm
communication I/O processor/CPU 8
COMP instruction
COMP2 instruction
compare translated with pad, string
compare translated, string
compare two operands
compare with pad, string
compare, string
complement, two's
concurrent procedures
conditional jump
configuration of system
conflicts of type
constant operand specifier
constant operands
context block
context block load
context block save
control instructions
conversion with rounding, data type
conversion, data type
convert ASCII to packed
convert binary word to packed
convert ND-500 descriptor to PLANC descriptor 271
convert packed to ASCII
convert packed to binary word
convert packed to binary word
convert PLANC descriptor to ND-500 descriptor 270
convert PLANC descriptor to ND-500 descriptor 270 COS instruction
convert PLANC descriptor to ND-500 descriptor 270 COS instruction
convert PLANC descriptor to ND-500 descriptor
convert PLANC descriptor to ND-500 descriptor 270 COS instruction
convert PLANC descriptor to ND-500 descriptor 270 COS instruction
convert PLANC descriptor to ND-500 descriptor
convert PLANC descriptor to ND-500 descriptor 270 COS instruction 193 cosine 193 CPGU instruction 298 CPU 298 CPU 321 cross reference table for instruction codes 395 CT status bit 59 CTE register 13, 52, 284 current alternative domain register (CAD) 13, 32, 109, 284 current executing domain register (CED) 13, 32, 284 current return address 200 CWIP instruction 295 data addressing register 286 data cache clear 33 data capabiltiy 33 data domain 9 data field, local 20, 87 data memory management off 291
convert PLANC descriptor to ND-500 descriptor 270 COS instruction 193 cosine 193 CPGU instruction 298 CPU 298 CPU 5 CPU number store 321 cross reference table for instruction codes 395 CT status bit 59 CTE register 13, 52, 284 current alternative domain register (CAD) 13, 32, 109, 284 current executing domain register (CED) 13, 32, 284 current return address 200 CWIP instruction 295 data addressing register 13 data cache clear 287 data cache clear 33 data domain 9 data field, local 20, 87 data memory management off 291
convert PLANC descriptor to ND-500 descriptor 270 COS instruction 193 cosine 193 CPGU instruction 298 CPU 298 CPU 321 cross reference table for instruction codes 395 CT status bit 59 CTE register 13, 52, 284 current alternative domain register (CAD) 13, 32, 109, 284 current executing domain register (CED) 13, 32, 284 current return address 200 CWIP instruction 295 data addressing register 286 data cache clear 33 data capabiltiy 33 data domain 9 data field, local 20, 87 data memory management off 291

Ref	erence
-----	--------

data segment capability
data status bits
data type conversion
data type conversion binary
data type conversion with rounding
data type strings
data type, bit
data type, byte
data type, floating point
data type, halfword
data type, integer
data type, word
data types in memory
data types in registers
DCC command
DDIRT instruction
DE status bit
decimal operand addressing
DECR instruction
decrement
DESC prefix
descriptor
descriptor addressing
descriptor format for ASCII and BCD
descriptor implicit, packed decimal (BCD)
descriptor implicit, strings
descriptor prefix
descriptor range (DR)
descriptor, ND-500
descriptor, PLANC
descritpor range (DR)
destination string
devide
diagnosis of system
direct openanda 112
direct operands
direct segment
disable process switch
disable process switch error (DE) 64 disable process switch timeout (DT) 64
displacement part, short
DIV2 instruction
DIV3 instruction
DIV4 instruction $\dots \dots \dots$
divide by zero (DZ)
divide three operands
divide two operands
divide with remainder to register
divide, unsigned
DMA
DMOFF instruction
DMON instruction

Ro	fo	ren	20
ne	16	r en	UE -

Dn register	
domain	
domain call	36, 218
domain communication	
domain information table	27, 34
domain return	
domain tree	9. 31. 53
domain, address	30
domain, alternative	
domain, child	
domain, mother	
double-precision float	
DR (descriptor range)	
DT status bit	64
dump dirty (DDIRT instruction)	
dynamic allocation	
	268
dynamic structures	
DZ status bit	57
embedded sign representation	326
empty operands	
En registers (extension registers)	13. 77. 285
enable process switch	
ENDH heap variable	
ENTB instruction	
	220
ENTD instruction	
enter maximum number of arguments stack subroutine .	221
enter maximum number of arguments stack subroutine . enter maximum number of arguments subroutine	221 222
enter maximum number of arguments stack subroutine . enter maximum number of arguments subroutine enter module	221 222 20, 219
enter maximum number of arguments stack subroutine . enter maximum number of arguments subroutine enter module	221 222 20, 219 20, 221, 226
enter maximum number of arguments stack subroutine enter maximum number of arguments subroutine enter module	221 222 20, 219 20, 221, 226 222
enter maximum number of arguments stack subroutine enter maximum number of arguments subroutine enter module	221 222 20, 219 20, 221, 226 222 220
<pre>enter maximum number of arguments stack subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225
<pre>enter maximum number of arguments stack subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223
<pre>enter maximum number of arguments stack subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222
<pre>enter maximum number of arguments stack subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222
<pre>enter maximum number of arguments stack subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222
<pre>enter maximum number of arguments stack subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161
<pre>enter maximum number of arguments stack subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161 20, 219
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTFF instructionENTIER instructionENTM instruction	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161 20, 219 218
<pre>enter maximum number of arguments stack subroutine enter maximum number of arguments subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161 20, 219 218 221
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTF instructionENTFN instructionentry points, subroutineentry points, subroutineentry pointsentry instruction	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161 20, 219 218 221 221
<pre>enter maximum number of arguments stack subroutine enter maximum number of arguments subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161 20, 219 218 221 221 223
<pre>enter maximum number of arguments stack subroutine enter maximum number of arguments subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161 20, 219 218 221 221 221 223 121
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTF instructionENTFN instructionentry points, subroutineentry points, subroutineENTS instructionentry finstructionentry points, subroutineentry points, subroutineentry instructionentry points, subroutineentry points, subroutineentry instructionentry points, subroutineentry instructionentry points, subroutineentry pointy instructionentry pointy instruction <td>221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 223 121 147</td>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 223 121 147
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTF instructionENTFF instructionentry points, subroutineentry points, subroutineentry finstructionentry points, subroutineentry instructionentry points, subroutineentry pointy pointyentry pointy	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 221 223 121 147 198
<pre>enter maximum number of arguments stack subroutine enter maximum number of arguments subroutine</pre>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 221 223 121 147 198 73
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTF instructionENTFN instructionentry points, subroutineentry points, subroutineentry finstructionentry instructionentry pointsentry instructionentry pointsentry pointsentry pointsentry instructionentry instructionentry pointsentry pointsentry pointsentry pointsentry instructionentry instructionentry pointsentry pointsentry instructionentry instru	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 223 121 147 198 73 198
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTF instructionENTFN instructionentry points, subroutineentry points, subroutineentry finstructionentry finstructionentry pointsentry finstructionentry pointsentry pointsentry finstructionentry pointsentry pointsentry pointsentry finstructionentry pointsentry points <t< td=""><td>221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 223 121 147 198 73 198 353</td></t<>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 223 121 147 198 73 198 353
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTF instructionENTFN instructionentry points, subroutineentry points, subroutineentry finstructionentry finstructionentry pointsentry finstructionentry pointsentry pointsentry finstructionentry pointsentry pointsentry pointsentry finstructionentry pointsentry points <t< td=""><td>221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 223 121 147 198 73 198 353</td></t<>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 223 121 147 198 73 198 353
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTF instructionENTFN instructionentry points, subroutineentry points, subroutineentry finstructionentry instructionentry pointsentry instructionentry pointsentry pointsentry pointsentry instructionentry instructionentry pointsentry pointsentry pointsentry pointsentry instructionentry instructionentry pointsentry pointsentry instructionentry instru	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 161 20, 219 218 221 221 223 121 147 198 73 198 353
enter maximum number of arguments stack subroutineenter maximum number of arguments subroutineenter moduleenter stack subroutineenter stack subroutineenter subroutineenter subroutine directlyenter subroutine with buddy allocationenter trap handlerENTF instructionENTFN instructionentry points, subroutineentry points, subroutineentry finstructionentry finstructionentry pointsentry finstructionentry pointsentry pointsentry finstructionentry pointsentry pointsentry pointsentry finstructionentry pointsentry points <t< td=""><td>221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161 20, 219 218 221 223 121 147 198 73 198 353 77 13, 77, 285</td></t<>	221 222 20, 219 20, 221, 226 222 220 225 223 19, 222 19, 222 161 20, 219 218 221 223 121 147 198 73 198 353 77 13, 77, 285

Index term	Reference
fill m elements, string	241
fill, string	2/1
flag (K)	6/1 266 267
$\operatorname{IIag}(\mathbf{N}) \cdot \cdot$	
flog (K) in decominton addressing	329
flag (K) in descriptor addressing	110
flag (K) in string instructions	231
flag in index calculation	263, 264
floating overflow (FO)	57
floating point remainder	157
floating underflow (FU)	57
floating-point accumulators (An)	13
floating-point data type	73
floating-point double precision	73
floating-point rounding	74
floating-point single precision	
Fn register (single-precision floating point)	16
Fn registers (single-precision floating point)	
FO status bit	57
format, packed (BCD)	325
formats of instruction	117
free buddy element	269
free space pool	
FREEB instruction	269
freelist	
FU status bit	
	51
general operands	84 87
general registers	
get bit	
get bit field	
get buddy element	
get physical address	
GETB instruction	
GETBF instruction	
GETBI instruction	
GO instruction	205
halfword data tura	70
halfword data type	
heap	
heap allocation	
heap management	
heap variables	_
	73
high limit register (HL)	
hit rate	
HL register	13, 61, 284
I to the It the neuron	100
	188
$I/0 \text{ processor} \dots \dots$	
	207
IF K RET instruction	226
ignorable trap conditions	
IIC status bit	60

Index	term

Re	fe	rer	nce
----	----	-----	-----

illegal index (IX)
illegal instruction code (IIC) 60
illegal operand specifier (IOS) 60
illegal operand value (IOV) 60
implementation, physical
implicit bit
implicit descriptor string
implicit descriptor, packed decimal
In register \dots
INCR instruction \ldots \ldots \ldots \ldots \ldots \ldots \ldots 143
increment
index page table entry
index register (In)
index registers (In)
index scaling error (XSE)
index, logical
index, physical
indirect segment
INIT instruction
initial values
initialize local clock
initialize stack
instruction and operand reference status bits 60
instruction code
instruction code cross reference table
instruction code table
instruction example
instruction extension $1987 \dots \dots$
instruction formats
instruction operands
instruction reference (IR)
instruction sequence error (ISE)
instruction table, alphabetical
INT instruction \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 158
integer accumulators (In)
integer data type
integer float register communication
integer modulo
integer part
integer part with rounding
interprocess communication 8
INTR instruction
INV instruction \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 137
invalid operation (IVO) \ldots
INVC instruction
invert
invert with carry add \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 138
IOS status bit
IOV status bit
IR status bit
ISE status bit
ivalid operation
TVO status hit
IVO status bit

Ref	er	en	ce	

IX status bit
job scheduling
K flag
K flag in descriptor addressing
L register (link)
load bypassing cache
load record register127load register block307, 310load special register283local addressing90local clock initialize272
local clock read
locked swap access119log size22, 225, 268logical address domain30logical addressing36logical instructions125logical page number44logical shift148loop general213LOOP instruction213loop with decrment211

Index	term
TIMEN	UCT III

Reference

loop with increment
LOOPD instruction
LOOPI instruction
low limit register (LL)
LREGBL instruction
mailbox
management of stack
mantissa
MAXL heap variable
memory
memory management system
memory size
memory, physical
metalanguage symbols
MIC registers
microprogram version store
MMS (memory management system)
MMS (memory management system)
modulo (DIV4 instruction) \ldots \ldots \ldots \ldots \ldots \ldots \ldots 178
modulo, integer
monitor call \ldots 36
mother domain
mother trap enable register (MTE)
mother trap enable register(MTE)
MOVE instruction
move m elements, string
move translated until, string
move translated, string
move until, string
move while, string
move, string
MTE register
MUL2 instruction
MUL3 instruction
$MUL4 instruction \dots 177$
MULAD instruction
multioperand instructions
multiply
multiply and add
multiply three operands
multiply two operands
multiply with overflow to register
multiply with overflow to register, unsigned 179
N stack location
natural logarithm
NCPLC instruction
ND-500 descriptor
NEG instruction
negate
negative zero
new instructions $1987 \ldots 353$

_

Index	term	

Index term Reference	
nibble	
0 status bit57operand81operand addressing, decimal328operand and instruction reference status bits60operand overlap328operand specifier117operand specifier address code84operand specifier data part85operand specifier prefix84operands, constant106operands, general328operands, general108operanting system50operating system50operating system50operating system50operating system50operating system57overflow (0)57overflow, BCD326own trap enable register (OTE)13, 284	
P register	7

Index	te	rm
-------	----	----

Refe	rence
------	-------

PD status bit	64
PGF status bit	
PHYLADR instruction	
physical implementation	
physical memory	
physical memory	
physical segment table	
physical segment table pointer	
physical segment table pointer (PSTP)	
pipelining	
PLANC descriptor	
PMOF instruction	
PMON instruction	
PMPY instruction	
pointer, stack	
POLY instruction	
polynomial	
pool of free space	
positive zero	
post-indexing	
power falure (PWF)	
power function float base	
power function integer base	
PPACK instruction	
prefix	
prefix combinations	
prefix, alternative	
prefix, descriptor	
prefix, operand specifier	
pre-indexed addressing	
PREVB stack location	
previous stack pointer	
private memory	
privileged instructions allowed (PIA)	
process	
process description	27, 31
process number	
process registers	
process segment	
process segment register (PS)	
process switch disable	
process switch disabled (PSD)	
process switch enable	
program addressing registers	
program cache clear	
program capability	
program counter (P)	
program domain	
program memory management off	
program memory management on	
program segment capability	- 33

Ind	ex	term	

Index term	Reference
programmed trap (PRT)	64
protect violation (PV)	60
PRT status bit	64
PS register	13, 27, 32, 284
PSD status bit	64
PSHIFT instruction	
PST (physical segment table)	27
PSTP register	13, 40
PSUB instruction	331
PSUM instruction	184
PUPACK instruction	336
put bit	152
put bit field	156
PUTBF instruction	156
PUTBI instruction	152
PV status bit	60
PWCONV instruction	337
PWF status bit	66
$R := instruction \dots \dots$	127
R =: instruction	130
R register	13
RDUS instruction	201
read from device external to CPU	212
read from NUCLEUS hole	2U3 2T2
read from physical segment	
read I/O processor memory	
read local clock	299
read page used table	
read written in page table	
receive from port	
record addressing	98
record base register (R)	
record register	98
record register load	
recursive routines	20
RECVE instruction	
reentrant routines	
register addressing	
register block	
register block load	
register block save	
register numbers	
register operands	81, 108, 117
registers, double precision	13, 77
registers, extension	13, 77
registers, floating point	13, 77
registers, integer	13, 77
registers, special	13
relative jump, unconditional	205
REM instruction	157
remainder	178
RET instruction	

Reference

Index term

RETA stack location
RETB instruction
RETBK instruction
RETD instruction
RETK instruction
RETT instruction
return address
return from subroutine
REXT instruction
RHOLE instruction
RIOM instruction
RLADDR instruction
Rn register
rotational shift
rounding
rounding, floating point
routine calls
RPGU instruction
RPHS instruction
RWIP instruction
S status bit
save context block
save register block
scaling factor \ldots
-
SCHPAR instruction
SCNTXT instruction
SCOMP instruction
SCOPA instruction
SCOPT instruction
SCOTR instruction
SCPUNO instruction
scratch registers
segment
segment capability
segment relative address
segment, direct
segment, indirect
SEND instruction
send to port
set bit
set bit in trap enable register
set flag
set parity in string
set to one
Set to one \ldots
SETBI instruction
SETE instruction
SETK instruction
setting of status bits
SFILL instruction
SFILLN instruction
SHA instruction

Ind	ex	te	r

Index term Reference
shared segment
shift arithmetical
shift logical
shift rotational
SHL instruction
short address codes
short displacement part
SHR instruction
sign (S)
sign extension $\ldots \ldots $
sign, embedded
signalling status bits
signed integer
SIMULA
SIMULA entier function
SIN instruction
single instruction trap (SIT)
single precision floating point
single-precision floating point registers (Fn) 77
SIT status bit
size of memory
SLOCA instruction
SMATCH instruction
SMOVE instruction
SMOVN instruction
SMVTR instruction
SMVTU instruction
SMVUN instruction
SMVWH instruction
SOLO instruction
source instruction
SP stack location
space, free pool of
special instructions
special instructions \ldots \ldots \ldots \ldots \ldots $.$
special load of TOS
special purpose registers
special register load
special register store
SQRT instruction
square root
SREGBL instruction
SSCAN instruction
SSKIP instruction
SSPAN instruction
SSPAR instruction
ST register
stack allocation
stack displacement
stack initialization
stack management
stack overflow (STO)
stack pointer

Index term

Refe	rence

stack underflow (STU))
STAH heap variable	
static allocation	
static link	
status bits	
status bits setting	
status bits survey	5
status bits, data	
status bits, operand and instruction reference 60	
status bits, system error	
status bits, tracing	
status register (ST)	
28	
STO status bit	24 N
store	20
store CPU number	<u>'1</u>
store local base register	<u>'9</u>
store microprogram version	20
store record register	50
store special register	
store zero $\ldots \ldots 1^{1}$	
string compare	
string compare translated	
string compare translated with pad	
string compare with pad	4
string fill	0
string fill m elements	1
string instructions	1
string locate element	.7
string match	, .0
string move	4
string move m elements	Q
string move translated	ック ペプ
string move translated until	8
string move until	
string move while	
string move while	り
string scan	0
string skip elements	0
STU atotua bit	
STU status bit	
STZ instruction	
SUB2 instruction	
SUB3 instruction $\dots \dots \dots$	
SUBC instruction	
subroutine arguments	
subroutine entry points	
subroutine return	
subroutine, enter directly	
subroutine, stack	!1
subtract	
subtract three operands	'4
subtract two operands	'O
subtract with carry	
	-

.

Iı	nd	ex	ter	1

Index term Reference	
sum of products184survey of address modes87survey of status bits66SVERS instruction320swap access, locked119SWAP instruction132swapping27, 293symbols and abbreviations44system configuration5system diagnosis8system error status bits66	
TAN instruction 195 tangent 195 TEMM register 13, 284 termination conditions 231 test against zero 231 test against zero 135 test and set 279 TEST instruction 135 THA register 135 THA register 135 THA register 137 TOp of stack register (TOS) 13, 20, 217 top of stack register register (TOS) 284 TOS register 13, 20, 217 top of stack register register (TOS) 284 TOSSP := instruction 13, 20, 284 TOSSP := instruction 315 tracing status bits 59 translation of address 40 translation of characters 231 translation speedup buffer (TSB) 44	-
translation speedup buffer (ISB)	4

UMUL instruction
WEXT instruction314WHOLE instruction304word data type72WPCONV instruction338WPHS instruction317write permitted32write to device external to CPU314write to NUCLEUS hole304write to physical segment317written in page table293
XOR instruction
Z status bit 57 zero (Z) 57 zero, positive and negative 329 ZPGU instruction 297 ZWIP instruction 294



SEND US YOUR COMMENTS!

Are you frustrated because of unclear information in our manuals? Do you have trouble finding things?

Please let us know if you:

- find errors
- cannot understand information
 cannot find information
- find needless information.

Do you think we could improve our manuals by rearranging the contents? You could also tell us if you like the manual.

Send to: Norsk Data A.S **Documentation Department** P.O. Box 25 BOGERUD N - 0621 OSLO 6 - Norway

NOTE!

This form is primarily for documentation errors. Software and system errors should be reported on Customer System Reports.

Manual Name:	Manual number:
Which version of the product are you using?	
What problems do you have? (use extra pages if needed)	
Do you have suggestions for improving this manual?	
Your name:	Date:
Company:	
Address:	
What are you using this manual for?	

Answer from Norsk Data		
		<u> </u>
		<u>,</u>
		······································
	<u></u>	
		- <u></u>
- <u></u>		
Answered by		Date
,		

Norsk Data A.S

Documentation Department P.O. Box 25, Bogerud Oslo 6, Norway