# ND-500 Reference Manual


ND-05.009.3 EN

# ND-500 Reference Manual

ND-05.009.3 EN

The information in this manual is subject to change without notice. Norsk Data A.S assumes no responsibility for any errors that may appear in this manual. Norsk Data A.S assumes no responsibility for the use or reliability of its software on equipment that is not furnished or supported by Norsk Data A.S. Copyright ©1987 by Norsk Data A.S.

The second secon	PRINTING RECORD	**************************************	
PRINTING	NOTES		
10/80	Version	1	
07/82	Version	2	······
06/87	Version	3	



#### **UPDATING**

Manuals can be updated in two ways, new versions and revisions. New versions consist of a completely new manual which replaces the old one, and incorporate all revisions since the previous version. Revisions consist of one or more single pages to be merged into the manual by the user, each revised page being listed on the new printing record sent out with the revision. The old printing record should be replaced by the new one.

New versions and revisions are announced in the ND Customer Support Information and can be ordered from the address below.

The reader's comments form at the back of this manual can be used both to report errors in the manual and give an evaluation of the manual. Both detailed and general comments are welcome.

## RING BINDER OR PLASTIC COVER

The manual can be placed in a ring binder for greater protection and convenience of use. Ring binders may be ordered in two sizes: B5 and A-4.

The manual may also be placed in a plastic cover. This cover is more suitable for manuals in A4 size of less than 100 pages than for larger manuals. Please send your order, as well as all types of inquiries and requests for documentation to the local ND office, or (in Norway) to:

Norsk Data A.S Graphic Centre P.O.Box 25 BOGERUD N-0621 OSLO 6 - Norway

I would like to order
Ring binders, B5, at NOK 35 per binder
Ring binders, A4, at NOK 45 per binder
Plastic Covers, A4, at NOK 10 per cover
Name:
Company:
Address:

## Preface:

PREFACE

#### THE PRODUCT

This manual describes the instruction set, the trap-handling system and the memory management system of the central processing unit of the ND-500 series computer systems and the ND-5000 series computer systems.

The ND-5000 CPU has a completely new and unique physical implementation, but is based on the ND-500 systems architecture. The ND-5000 uses the same instructions as the ND-5000 .

## THE READER

The ND-500 CPU reference manual is intended for anybody using the ND-500 assembler and for system programmers needing to know the exact format of the generated code.

Programmers making advanced use of the memory management system for segmenting, or writing their own trap-handling routines will find detailed information in this manual.

## PREREQUISITE KNOWLEDGE

No previous knowledge of the ND-500 or the ND-5000 is required, but assembly programming experience is desirable. Understanding the memory management system, making programs that handle communication between the  $\rm I/0$  processor and the ND-500 or the ND-5000 and the inner kernel of the operating system requires a more detailed description of both ND-500 , or ND-5000 , and ND-100 hardware. This can be found in

ND-5000 Hardware Description		ND-05.020
ND-500/2 Hardware Description	-	ND-05.015
ND-100 Functional description		ND-06.026

Use of the ND-500 assembler and how to link and load an ND-500 program is described in the manuals  $\,$ 

ND-500	Assembler	Reference	manual	 ND-60.113
ND-500	Loader Mon	nitor		ND-60.136

This manual is organized as a reference manual. It is intended for looking up the exact syntax of machine instructions and hardware details relevant to software. Each chapter is independent and can be understood without reading previous chapters.

This manual is valid for both the ND-500 and the ND-5000 computer systems. When the manual uses the name ND-5000 this is also valid fore the ND-500 .

The chapters are organized as follows:

## PART I General design

Chapter 1: A general introduction to the ND-5000 system

Chapter 2: The register block

Chapter 3: Stack and heap management Chapter 4: Memory management system

Chapter 5: Cache memory system

Chapter 6: The trap system

Chapter 7: Data types handled by the CPU

Chapter 8: Operand specifiers and addressing

Chapter 9: Instruction formats

#### PART II Instruction set

Chapter 10: Data transfer and logical instructions

Chapter 11: Arithmetical instructions

Chapter 12: Mathematical functions

Chapter 13: Control instructions

Chapter 14: String instructions

Chapter 15: Miscellaneous instructions

Chapter 16: Special instructions

Chapter 17: Packed decimal instructions (Option)

Part II is organized in a logical way. You find related instructions when leafing through the neighbouring pages to a specific lookup.

The appendices contain tables of address codes, instructions, cross references, and notational conventions.

## NEW INSTRUCTIONS

A number of new instructions are introduced with the ND-5000 . These instructions also run on computer systems with the ND-500/1 and the ND- 500/2 CPUs. The instructions are labelled: ('87 extension).

## CPU - I/O PROCESSOR

The term 'CPU' is used for the ND-500/ND-5000 processor throughout this manual. Whenever the I/O processor is mentioned, this means the ND-100/ND-110 processor.

Due to the large number of instruction formats and address modes available, it is not possible to illustrate more than a small fraction of the legal combinations. An attempt has been made to show the use of each format and mode at least once.

Numeric quantities are presented in decimal, octal and/or hexadecimal format. Octal numbers are followed by a 'B' and hexadecimal numbers by an 'H'. Hexadecimal numbers must always start with a decimal number to avoid confusion with identifiers (that is, FFH must be written as OFFH). In this manual hexadecimal numbers are always preceded by a zero.

Absence of a following letter indicates decimal number.

When reading examples containing word and halfword quantities displayed as octal bytes, the values in the upper bytes have to be shifted. Example:

Binary pattern:

0001000000010000100100101010010

Displayed as: Four

Four octal bytes:

020B 010B 1

111B 122B

Two octal halfwords:

010010B

044522B

Octal word:

02002044522B

Hexadecimal numbers require no shifting; the hexadecimal digits can be concatenated as they are, two digits per byte.

The term WORD always refers to 32-bit words. 16-bit data items (ND-100 words) are referred to as HALFWORDS. The term BYTE refers to 8-bit bytes.

In the figures, address values increase downwards.

## TABLE OF CONTENTS

Sect	cion Pa	ige
1	INTRODUCTION	3
1.1	CPU Architecture and CPU Implementation	5
1.2	System configuration	
1.3	Communication between the I/O Processor and the CPUs	5
1.4	Domains, segments and processes	9
2	THE REGISTER BLOCK	11
3	STATIC DATA, STACK AND HEAP	17
3.1	Static allocation	19
3.2	Stack allocation	20
3.3	Heap allocation	22
4	MEMORY MANAGEMENT SYSTEM	25
4.1	Introduction	27
4.2	Memory management architecture	30
4.2. 4.2.	Address domain	30
4.2.		31
4.2.	2.1	32
4.2.	3.2 Capability tables	32 32
4.2.	J.J Domain information	34
4.2.	togical addressing	36
4.2.	Domain communication	36
4.2.	D.I Alternative domain	36
4.2.	2.4 Domain Calls and monitor calls	<u>3</u> 6
4.2.	J.J. II ap ilaidilling	39
4.4	Duese :	40 44
		•
5	CACHE MEMORY SYSTEM	45
6	THE TRAP SYSTEM	49
6.1	General	<b></b>
6.2		51
6.3		52
6.4		52
6.5		55

Section	Page
6.5.1 6.5.2 6.5.3 6.5.3.1 6.5.3.2 6.5.3.3 6.5.4 6.5.5 6.5.6 6.5.7	Data status bits
7 DATA	A TYPES
7.2 Day 7.2.1 7.2.2 7.2.3 7.2.4 7.2.5 7.2.6 7.2.7 7.2.8 7.3 Day 7.2	Atta types
8 OPE	RAND SPECIFIERS AND ADDRESSING
8.2 G 8.2.1 8.2.2 8.3 S 8.4 L 8.5 L 8.6 L 8.7 L 8.8 R	mtroduction
8.10 A 8.11 A 8.12 C 8.13 R 8.14 A 8.15 D	bsolute addressing       10         bsolute, post-indexed addressing       10         onstant operand addressing       10         egister addressing       10         lternative addressing       10         escriptor addressing       11         irect operands       11         Displacement addressing       11         Absolute program addressing       11         Absolute data addressing       11

Section	on Pa	ge
9 .	THE ND-500 INSTRUCTION SET	15
10	DATA TRANSFER AND LOGICAL INSTRUCTIONS	23
10.1 10.2 10.3 10.4 10.5 10.6 10.7 10.8 10.9 10.10 10.11 10.12 10.13 10.14 10.15 10.16 10.17 10.18 10.19 10.20 10.21 10.22 10.23 10.24 10.25 10.26 10.27 10.28 10.29 10.30	Decrement       1         And       1         Or       1         Exclusive or       1         Logical shift       1         Arithmetical shift       1         Rotational shift       1         Get bit       1         Put bit       1         Clear bit       1	2223333333333344444444455555
10.30 10.31 10.32 10.33 10.34 10.35 10.36 10.37	Set bit	54 55 55 55 55 56
	RITHMETICAL INSTRUCTIONS	
11.1 11.2 11.3 11.4	Add	56

Section	Page	<u>e</u>
11.5 11.6 11.7 11.8 11.9 11.10 11.11 11.12 11.13 11.14 11.15 11.16 11.17 11.18 11.19 11.20	Add two operands	01234567890123
12 M	THEMATICAL FUNCTIONS	5
12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8 12.9 12.10 12.11 12.12 12.13 12.14 12.15	A to the I'th power	8901234567890
13 C	NTROL INSTRUCTIONS	3
13.1 13.2 13.3 13.4 13.5 13.6 13.7 13.8 13.9 13.10 13.11	Unconditional relative jump 200 Unconditional absolute jump 200 Conditional jump 200 Loop with increment 200 Loop with decrement 211 Loop general 212 Call subroutine general 216 Call subroutine absolute 216 Initialize stack 217 Subroutine entry points 218 Subroutine return 226	679135678
14 S'	RING INSTRUCTIONS	9

Section	n Page
14.1	Introduction
14.2	String move
14.3	String move
14.4	String move while
	String move until
14.5	String move translated
14.6	String move translated until
14.7	String move m elements
14.8	String fill
14.9	String fill m elements
14.10	String compare
14.11	String compare translated
14.12	String compare with pad
14.13	String company translated with mid
14.14	String compare translated with pad
14.15	String skip elements
_	String locate element
14.16	String scan
14.17	String span
14.18	String match
14.19	Set parity in string
14.20	Check parity in string
15 M	ISCELLANEOUS INSTRUCTIONS
15.1	Block move and Fill
15.2	Block move and Fill
-	Data type conversion
15.3	Data type conversion with rounding
15.4	Load address
15.5	Load address into record register
15.6	Load address into base register
15.7	Load address of multilevel chain
15.8	Load index
15.9	Calculate index
15.10	No operation
15.11	Set flag
15.12	Clear flag
15.13	Get hyddy cloment
15.14	Get buddy element
15.15	PLCCN - Convert PLANC descriptor to ND-500 descriptor ('87
	extension)
15.16	NCPLC - Convert ND-500 descriptor to PLANC descriptor ('87
	extension)
15.17	CLINIT - Initialize local clock ('87 extension) 272
15.18	CLREAD - Read local clock ('87 extension)
	22001 ( 0) GROCHSTOH)
16 0	DEGLAL TNORPHORTONS
16 SI	PECIAL INSTRUCTIONS
16.1	Disable process switch
16.2	Disable process switch
	Enable process switch
16.3	Test and set

Section	1	F	age)
16.4 16.5 16.6 16.7 16.8 16.10 16.11 16.12 16.13 16.14 16.15 16.16 16.17 16.20 16.21 16.22 16.23 16.24 16.25 16.26 16.26 16.27 16.27 16.27 16.27 16.27 16.31 16.32 16.33 16.33 16.34	Break point		281 282 283 284 285 286 287 287 287 287 287 287 287 287 287 287
	JUMPS - Call supervisor ('87 extension)	٠	319
17 B	INARY CODED DECIMAL INSTRUCTIONS (Option)		323
17.1 17.2 17.3 17.4 17.5 17.6	Introduction Packed add Packed subtract Packed multiply Packed compare Packed shift	•	330 331 332 333

Sectio	on	Page
17.7 17.8 17.9 17.10	Convert ASCII to packed	336
APPEND	<u>IX</u>	
A	Address codes	. 339
В	Address code table	. 343
C	Symbols and abbreviations	. 347
D	New instructions - 1987 extension	. 351
E	Instruction table	
F	Alphabetical instruction table	. 373
G	Instruction code table	
Н	Instruction code cross reference table	. 393
I	Setting of status bits	
Index		1

CHAPTER 1

INTRODUCTION

L M H T 9 A H D

STED BENDETE

## 1 INTRODUCTION

## 1.1 CPU Architecture and CPU Implementation

By introducing the ND-5000 systems, Norsk Data also introduces the ND-5000 CPU. This is the third generation of implementations of the ND-500 CPU architecture.

The CPU software architecture is still named ND-500, while the new systems, with the ND-5000 CPU implementation, are named the ND-5000 series computer systems. The concepts software architecture and implementation are outlined in table 1.

CPU-	Name	Systems
architecture → regis	ection set ND-500 cer set ssing modes system	All
physical implementation	ND-500/1 ND-500/2	2 1/21-1/2-4
	ND-5000	ND-5X00

Table 1. CPU Architecture and CPU Implementation

The ND-5000 CPU runs the same instruction set, uses the same register set and the same addressing modes as the ND-500/1 and the ND-500/2 CPUs.

## 1.2 System configuration

The ND-5000 central processing unit is part of the ND-5000 computer system. This system is a combination of an I/O processor, an ND-5000 CPU and a shared memory, see figure 1. Until now the I/O processor has been an ND-100, but when the DOMINO I/O system is introduced, other types of I/O processors will be possible.

## THE I/O PROCESSOR:

- Supervises the CPU
- Runs the  ${\rm I/O}$  system, file system, operating system and job scheduling

- Runs local I/O-processor jobs

## THE ND-500 type CPU:

- 32-bit logical address
- Addressing system implemented twice by the memory management system to allow user programs of 4 gigabytes of instructions and 4 gigabytes of data
- CPU shared by many user programs through efficient use of the memory management system
- Operations on data units ranging from 1 to 64 bits
- Byte-oriented instructions designed for efficient execution of high-level language programs
- Cache memory employing a forward fetch mechanism for main memory
- Main memory access up to 16 bytes wide, eliminating the memory bandwidth bottleneck
- Two independent but identical cache systems, one for instructions and one for data
- The majority of machine level instructions requiring only one basic cycle
- Asynchronous floating point arithmetic for increased instruction execution speed
- Instruction and data pipelining techniques employed to optimize execution speeds
- Specialized high-speed hardware for 32/64-bit floating point multiplication and division
- Optional BCD hardware for operations on packed binary-coded decimal numbers.

#### **MEMORY:**

- Multi Function Bus main memory with direct access for the ND-5000 CPU, the I/O processor CPU and DMA transfer devices
- Physical main memory up to 32 Mbytes
- Virtual memory management system
- Memory fully or partially shared between the I/O processor and ND-500 type CPU.

Norsk Data ND-05.009.03 EN




Figure 1. The ND-5000 computer system

## 1.3 Communication between the I/O Processor and the CPUs

All or part of the memory can be shared between the CPU, the I/O processor and associated I/O devices. This allows for easy access and control by all components of the system.

The communication between the I/O processor and the CPU is set up as a mailbox and DMA transfer system. The mailbox contains 3 registers:

- Control register: For the I/O processor to give the CPU a command
- Status register: For the CPU to give the I/O processor status
- Address register: A pointer to where in the I/O-processor memory a chain of message buffers will be found. Message buffers may contain commands or data from the I/O processor to the CPU or may be used by the CPU for storing extended status information

Some examples of commands to the CPU are context switch, reset, wait or data transfer.

The status information returned to the I/O processor reports that a job is finished, the reason for the CPU termination and the type of possible CPU malfunctions.

The CPU microprogram initiates and controls the DMA access channel to the  $\rm I/O\text{-}processor$  memory. The communication channel is also used extensively for diagnostic and test program information. The  $\rm I/O\text{-}processor$  is used as a diagnostic vehicle for the CPU.

## 1.4 Domains, segments and processes

The memory in an ND-500 type system is logically structured into DOMAINS. A domain has one 32-bit address area (4 gigabytes) for executable code (the program domain) and another one for data (the data domain).

Each domain is divided into SEGMENTS, with up to 32 per domain. A segment can be up to 128 Mbytes, which is equivalent to 27 address bits. The smallest unit for access protection (write and parameter access protection) is a segment. An instruction segment may access any data segment in the domain.

Two (or more) domains may have segments in common in order to share code or data.

A sequence of operations requiring no parallel execution is called a PROCESS. A process is carried out sequentially in the CPU, but several processes started at different times may, in effect, run concurrently. The processes, however, are "time-sliced".

A process may refer to up to 256 domains of data and instructions. These are connected in a tree stucture called a domain tree, specified by the process description kept by the memory management system. The links between the domains are determined at the creation of each domain. The domain closest above (that is, closer to the root) a domain D is the mother of D, and D is the child. D may itself be the mother of other child domains.

Control can be switched from one domain to another by calling a routine in the other domain, or by causing an error situation (trap condition) not taken care of by a routine in the current domain. A routine may access data in the domain from which it was called through an address prefix (ALT).

Within a domain, routines are called directly by address. Routines in other domains are called through their routine number, not by address.

Communication between processes is possible through monitor calls or through a shared data segment.

CHAPTER 2

THE REGISTER BLOCK

**多一度通过用点进**到

ELE INTEREST

## 2 THE REGISTER BLOCK

The ND-500 type CPU has four registers for program and data addressing. These are the program counter P, the L (link) register containing the subroutine return address, the local variable base register B, and the record base register R.

The four 32-bit general registers, I1, I2, I3, and I4, may be used as integer accumulators or as index registers. They are used for both word and partial word operations (halfword, byte, bit and bit field).

The A1, A2, A3, and A4 registers are 32-bit floating-point accumulators used for real number arithmetic. Each floating point accumulator may be extended with a 32-bit Extension register (E1, E2, E3 and E4), making four 64-bit floating point accumulators for double precision arithmetic.

The ND-5000 also has several special purpose registers:

OTE CTE MTE	Status register Own trap enable register Child trap enable register Mother trap enable register Trap enable modification mask
-------------------	---

Table 2. 64-bit Special Purpose Registers

TOS	Top of stack register
LL	Low limit trap register
HL	High limit trap register
THA	Trap handler address register

Table 3. 32-bit Special Purpose Registers

The ST, OTE, CTE, MTE and TEMM registers are treated as two 32-bit registers when referenced in instructions. The least significant parts (bits 0:31) are called ST1, OTE1, CTE1, MTE1 and TEMM1. The most significant parts (bits 32:63) are called ST2, OTE2, CTE2, MTE2 and TEMM2.

The memory management system utilizes a number of registers accessible only to the microprogram. These include:

CED	Current executing domain register
CAD	Current alternative domain register
PS	Process segment register
PSTP	Physical segment table pointer

Table 4. Memory Management Utilized Registers

Each process in the system has its own copy of the CED, CAD and PS registers. PSTP is one global register for the whole system.

The context block is made up from these registers except from PSTP. In addition, it contains scratch registers named 'mic'. These are registers accessable from microprogram only, for use in macroinstructions that may be interupted while operating on more data than are handled by the general registers.

The registers are numbered according to the table below. Note that 64-bit registers are given consecutive numbers.

arg1 : 2 : 3 : 4 : 5 : 6 :	Trapping P P L B R I1	18 19 20 21 22	:	E4 ST1 ST2 PS TOS LL	arg33 : 34 : 35 : 36 : 37 : 38 :	CTE1 CTE2 MTE1 MTE2 TEMM1 TEMM2
4:	В	20	:	PS	35 : 36 :	MTE1 MTE2
6 :		1	•		• ,	
8:	I3 I4	24 25	:	THA CED	40 : 41-50:	mic copy of
10 : 11 : 12 :	A1 A2 A3		:	CAD mic mic		program memory
13 : 14 :	A4 E1	l	:	mic mic		
15 : 16 :	E2 E3	31 32	: :	OTE1 OTE2		

Table 5. Register Numbers

31	0					
	Р		Program counter			
	L		Link (subroutine return address) local variable Base Record base Top Of Stack register Low Limit trap register High Limit trap register Trap Handler Address register			
	В					
	R					
	TOS					
	LL					
	HL					
	THA					
	I1		Takaman agaimulatana			
	12		Integer accumulators or Index registers			
	13		The In accumulators are named			
	14		BIn, BYn, Hn and Wn when used for BIt, BYte, Halfword or Word			
Г 63		0	operations $(n=1,2,3,4)$ .			
U)	···	r	Floating point accumulators			
	A1	E1	and Extension registers A=E= 32 bits, D=A+E= 64 bits			
	A2	E2	The An accumulators are named Fn when			
	A3	E3	used as single-precision floating point registers. The (An, En) register			
	A4	E4	pair is named Dn when used as double- precision floating-point registers.			
			precision rioacing-point registers.			
	ST1	ST2	STatus register			
	OTE1	OTE2	Own Trap Enable register			
	MTE1	MTE2	Mother Trap Enable register			
	CTE1	CTE2	Child Trap Enable register			
	TEMM1	T'EMM2	Trap Enable Modification Mask			
<b></b>						

Figure 2. The Register Block

## CHAPTER 3

STATIC DATA, STACK AND HEAP

ERITHANS

SERVICE DATE BEARS AND BEER

## 3 STATIC DATA, STACK AND HEAP

When a subroutine is called, space is required to store return information and local variables. This space may be allocated

- in a fixed location in memory, referenced relative to the B register or by absolute address (static allocation)
- on a stack growing from low to high memory, referenced relative to the B register
- in a block released from a freelist. The block may be anywhere in otherwise unused memory, referenced relative to the B register.

Static or dynamic allocation of the local data area of a routine is determined by the kind of entry point instruction, and a program system may contain a mixture of procedures with statically and dynamically allocated data areas.

The initialization of the header of the local data area is in most respects equivalent for static, stack and heap allocation. Usually, the calling procedure need not be concerned with the allocation strategy used.

## 3.1 Static allocation

Data allocated in fixed locations may be addressed by a full 32-bit address referencing any segment within the domain. Statically allocated data are not released during program execution for other use, and local variables in routines keep their values from one call to the next.

Routines with static data areas are entered through an ENTF or ENTFN instruction. Such routines are by definition non-reentrant and cannot be called recursively, but in other respects they behave like other routines. The fixed local data area is initialized as shown in figure 3. The B register is updated to point to the local data area and data references may be addressed relative to the B register, as with stack routines, and may also be addressed directly.

Trap handlers always have a fixed local data area which has a special layout discussed in chapter 6.

#### 3.2 Stack allocation

A stack is initialized through the INIT or ENTM instruction, either one can declare the lowest stack address and its maximum extent. When a stack is initialized, the TOS register is loaded with the address of the first free location beyond the stack's maximum extent. TOS serves to prevent the stack from growing too large, and as a pointer to the variables describing the heap. The first free location beyond the current extent of the stack is pointed to by the B.SP location.

A new data block on the stack is allocated by executing an ENTS or ENTSN instruction. On routine entry the data block is automatically initialized as follows:




Figure 3. Local Data Area Layout

If the number of arguments supplied exceeds the maximum allowed by the ENTSN entry point instruction, only the maximum allowed number of argument addresses will be put on the stack and the N location will contain the value of the "maximum number of arguments" operand. (This also applies to the ENTFN instruction.)

The INIT instruction initializes the stack in a similar way, but the PREVB and RETA will be zeroed, so that an attempt to link downwards beyond the lower stack address will cause an Address Zero or Stack Underflow trap.

The ENTM instruction initializes a new stack starting from a specified address, giving the TOS register a new value. If the module called is within the current domain, the old TOS value is saved on the current

top of the old stack, pointed to by B.SP. Initialization of the new stack is the same as for a routine entry; the base address of the previous stack block is saved in PREVB. If the module is in another domain, TOS, PREVB and RETA are stored in the domain information table and restored on return.

The ENTM is typically used for initializing a stack for the routines on a segment, being called from other segments in the same domain or from other domains. Executing the same ENTM instruction twice will overwrite the old initial values, possibly destroying the return address and other information.

Stack space is released through the RET or RETK instructions. The B register is loaded from the PREVB location. On exit from a module (a subroutine entered through ENTM) in the current domain, the TOS register is not updated; this must be done explicitly. After a domain call, TOS is restored from the domain information table.

Stack displacements (relative to the B register) are always non-negative, the displacement being the number of bytes to add to the B register. The symbols PREVB, RETA, SP, AUX and N are predefined as 0, 4, 8, 12 and 16 respectively.

## 3.3 Heap allocation

When running several routines "concurrently" (see section 1.4), stack allocation of local data areas will cause problems if the routine finishing first is not the one with its data area on top of the stack.

Complex data structures like trees, lists and networks, may grow and shrink dynamically, and elements acquired during the execution of a procedure should not be released upon exit.

For both these uses, data elements may be allocated from a pool of unreserved space called the heap. The heap is described by a set of <a href="heap variables">heap variables</a> pointed to by the TOS register. The heap variables are the MAXL, STAH and ENDH locations and an array of pointers to linked lists of free elements, each block size has its own free list. The first word of an element contains the address of the next element in the list, zero indicating the end of the list. The block size is always a power of two and is indicated by the logarithm to the base two (the "log size") of the number of words.

MAXL, the first location beyond the stack, is pointed to by the TOS register and contains the maximum size of elements to be allocated. The next two locations, STAH and ENDH, are reserved for the lower and upper address limits of the pool respectively. Beyond these two locations is the array of pointers, FLOGO to FLOG<MAXL>.

	l	1
STAH Start of  ENDH End of h  FLOGO Head poi elements FLOG1 The free O if no	MAXL	Max log size of elements allowed
	STAH	Start of heap
	ENDH	End of heap
	FLOGO	Head pointers for freelists of
	FLOG1	elements of the different log sizes. The freelist pointers have the value
	0 if no element of the log size is available.	
	FLOG3	
	•	
	·	
	•	
	•	
	FLOG <maxl></maxl>	
		1

Figure 4. Layout of heap variables

The heap variables must be initialized by the user program and the user is responsible for building the lists. The STAH and ENDH variables are not used by the heap instructions, but are available for a heap administration routine implemented as a trap handler for the stack overflow trap.

A local area for use by a subroutine may be allocated by executing the ENTB instruction. This contains an indication of the required block size. On routine entry, the address of the allocated block is loaded into the B register, and the block size is stored in the AUX/LOG location. In all other respects the local data area is initialized as for a stack routine.

A data element is allocated by the GETB instruction, which specifies the size of the desired element. The address of the element is loaded into the specified register.

If a block of the requested size is available, it is unlinked from the list. If the list head is zero, indicating that the list is empty, lists representing larger blocks are examined. If a larger block is available, it is split in halves and one half is left in the appropriate freelist. The block may have to be split several times before an element of the requested size can be given to the program. If no larger element is available, or if the requested size is larger than the MAXL value, a stack overflow trap condition occurs.

A routine entered through ENTB may release its local data area by returning through the RETB or RETBK instruction. An element acquired by the GETB may be released by the FREEB instruction.

A released element will be linked to the appropriate freelist according to the size of the element. Elements are not combined; this may be done by the trap handler for the stack overflow trap condition.

The stack overflow trap is used to signal that all lists containing blocks of wanted size or larger are empty.

Be aware that initializing a new stack by INIT or ENTM will change TOS, thus another set of heap variables will be used by the buddy instructions. The new heap variables may be initialized to the values of the old ones or to new values.

If ENTB is used to allocate space for co-routines, care should be exercised if the called routines make further calls to stack routines. When co-routines use a common stack and a second co-routine is activated before the return, the stack areas will overlap because B.SP is the same in both routines. No problems will occur if all routines in the system are entered through ENTB or if the stack routine is certain to terminate before another co-routine is activated. (Standard library routines may be used freely; they will not cause activation of other co-routines.)

No assumptions should be made about initial values of locations of stack or heap elements not explicitly mentioned in this chapter.

# CHAPTER 4

MEMORY MANAGEMENT SYSTEM

**在 医 化 草 中 起 这 点** 

Norsk Data ND-05.009.03 EN

# 4 MEMORY MANAGEMENT SYSTEM

## 4.1 Introduction

A process is a sequential computation requiring no parallel execution. A process may refer to up to 256 domains. Each domain is a full 32-bit address area for program instructions and another one for data. A process may easily access two such data domains, the so-called Current Executing Domain (CED) and the Current Alternative Domain (CAD). Instructions will always be fetched from CED, but data will be taken from CAD when the address code prefix ALT is used. If ALT is omitted, data accesses will be done in CED.

Each domain is divided into 32 logical segments with 27 address bits each. A 27-bit logical segment address is translated by the memory management system so that it addresses a location in a so-called physical segment. Physical segments contain the data and programs for the CPU. A physical segment is divided into blocks of 2k bytes called pages, and may have any size from 2\*\*11 to 2\*\*27 bytes in units of 2k bytes (1 page). Pages can be moved (swapped) between main memory and secondary storage as the need arises.

All physical segments in the system are described in the Physical Segment Table (PST). The PST always resides in the main memory and it is used by the translation mechanism to find the physical segment. If a physical segment consists of more than one page, an indexing mechanism is used to address the segment. Each physical segment is described by a 16-bit entry in PST.

By following this scheme each process may use up to 256\*32 physical segments of program, and an equal number of physical segments of data. The structure and properties of the domains and segments of a process are kept on a special physical segment generated and maintained by supervising mechanisms. This physical segment is called the Process Segment (PS). There is one PS for each process in the CPU. The size of a PS will depend on the number of domains the process can use.

The PS of a process cannot be accessed directly by the process itself. It is used by supervising mechanisms which may be other processes, other domains or the  $\rm I/O$  processor. Each domain used by a process has one entry in the PS.

One part of the process segment is called the domain information table. A domain information table contains 32 pointers for data (the data capability table) and 32 pointers for program (the program capability table), one pointer for each logical segment of the domain. The pointers indicate the PST entry describing the physical segment to be addressed by the logical address. Information on legal access modes for each logical segment is also kept in the domain information table, together with the pointers. One PST pointer with the corresponding legal access mode indicators is called a capability. The domain information table also contains the necessary information for the trap and domain call system.

The PS of a process will be referenced frequently when the process

executes. Since the PS is an ordinary physical segment, it will be addressed through the PST entry that describes it. A pointer to the PST entry describing the PS of the executing process is kept in the PS register and is updated when a new process starts execution. The PS register is part of the process description of a process, together with the contents of the register block and some other information.

This scheme for the translation from logical to physical addressing makes it easy for different domains or processes to share data or programs. Sharing is done by having the capabilities in the different domain information tables point to the same PST entry. By doing this, the same physical segment will be addressed.

If the translation mechanism were to perform all the outlined table lookups on each memory access, the result would be unacceptably slow. A speed-up mechanism is therefore introduced. Whenever an access is completed, the number of the referenced page is stored in a cache-like Translation Speedup Buffer (TSB). The physical page number is stored together with the corresponding logical page number, the domain number and a process identification. The next time an access to the same logical page is done by the same domain, the physical page number is found in TSB without any need to perform other lookups. The index in the TSB is found by using a hashing algorithm that takes into account the logical address including the segment number, the domain number and the process identification.

The detailed description that follows is divided into the Memory Management Architecture and its Physical Implementation. The architecture section involves the transformation from logical to physical segment numbers, and includes descriptions of the capability tables and the process segment. The implementation section covers the mechanisms by which physical segments are placed and accessed in main memory. The present architecture is implemented with a paging mechanism, but no inherent property of the architecture prohibits other implementation strategies.




Figure 5. Logical addressing scheme

## 4.2 Memory management architecture

#### 4.2.1 Address domain

An address has 32 bits, i.e. is in the range 0 to (2\*\*32)-1. Instruction fetches and data references refer to different areas of the memory. If the memory request is an instruction fetch, the address value range is called a program domain. If the memory request is a data reference, the address value range is called a data domain.

A logical address domain is divided into 32 segments. The 5 upper bits of an address are the segment number and the 27 lower bits are the address within the segment.

5 bits 27 bits

Logical segment no. Segment relative address

Figure 6. Logical Address

If the program or data domain is not explicitly stated, the domain is understood to be both the program domain and its corresponding data domain.

The division of domains into segments makes different protection and cache setup possible for each segment (see figure 9).

The scheme does not, however, forbid accesses to data structures crossing segment borders as long as the access capabilities are the same for both segments.

## 4.2.2 Process

The operations of a computation must be carried out in a certain order to ensure a meaningful result. The simplest possible rule is to execute the operations one at a time in strict sequential order. This type of computation is called a process.

Information about a process is kept in the process description. The term process will hereafter mean a sequential computation described by a process description.

An ND-500 process may have up to 256 different logical domains, each comprising an address space of up to  $2^{**}32$  bytes of program and  $2^{**}32$  bytes of data.

The domains of a process are hiearchically structured in a tree. The closest domain above a domain D is called the mother domain of D; D is called the child. In figure 7, D and E are both child domains of B; B is their mother. A is the mother of B and C. The hierarchical structure is reflected in the process description.




Figure 7. Hierarchy of Domains

Transfer of control between domains may take place by routine calls (domain calls) or enabled traps. Routine calls may transfer control to any of the domains of the process. The child-to-mother links are followed when a trap occurs in a child domain and no trap handler is defined locally in the child domain.

Parameter transfer between different domains is performed by the alternative address mode. (See section about addressing modes.) When a routine in domain A calls a routine in domain B, domain A is set as alternative domain to B and operands accessed via alternative address mode are accessed in domain A.

More extensive data exchanges and exchanges between arbitrary domains are done by letting the domains have one or more data segments in common.

### 4.2.3 Process environment

The memory management system needs information about existing processes. This information resides on a physical segment, the Process Segment. This segment is not directly accessible to the process, but is used by microcode routines and by supervising mechanisms, which may be other processes, other domains or the I/O processor. There is one process segment for each process; the number of this segment is held in the Process Segment register (PS). For each domain owned by the process, the process segment contains one domain information table which consists of

- the program capability table
- the data capability table
- domain call information
- trap handling information

# 4.2.3.1 Process registers

CED	Current Executing Domain
CAD	Current Alternative Domain
PS	Process Segment

Figure 8. Memory management registers

Some information about a process is used so frequently by the memory management system that it must be kept in hardware registers while the process is executing. The three registers CED, CAD and PS are part of the process description of the running process, i.e. the registers' contents are saved and loaded when the process is changed.

The Current Executing Domain register holds the current domain number of the currently executing process. When a domain call is performed, or when a trap condition is not own but mother enabled, the domain number of the calling domain is stored in the Current Alternative Domain register. CAD is used with the alternative addressing mode.

## 4.2.3.2 Capability tables

Each domain has two capability tables, one for instructions and one for data. Each table has 32 elements, one for each segment in the domain. Each element consists of 16 bits, numbered from 0 to 15. Such an element is called a capability, and it specifies the physical segment number and its access rights. A program capability has a layout different from a data capability.


In a program capability, bit 15 indicates whether the segment is in the current domain or not. If the bit is zero, the segment is in the current domain. A segment not in the current domain, called an indirect segment, has bit 14 set if the physical segment resides in another machine, otherwise it is reset. The capability of an indirect segment contains the logical domain and segment numbers of another segment, and the physical segment number is found in the capability of that segment.

In a data capability, bit 15 indicates write permission. If this bit is reset, the segment is a read-only segment. Bit 14 indicates whether routines in other domains may refer to this segment through the ALT prefix. Violation of the protection set by these two bits causes a protect violation trap. Bit 13 is set if the physical segment is shared between different domains or different processes. If a segment is shared, data will always be read from main memory rather than from cache to ensure that different processes are aware of each other's updating of a data item.


Direct program segments and data segments contain the physical segment number in the lower 13 bits.

Program segment capability:

#### a) Direct segment



#### b) Indirect segment



Data segment capability:




Figure 9. Capability Layout

#### 4.2.3.3 Domain information

When performing domain calls and trap handling, some extra table space is needed for each domain. The first part of a domain information is made up of 2 capability tables. The next part has two save areas; one used when performing domain calls, and one used during trap handling. The last part holds the domain characteristics.

All the above constitute one domain information table. This table is followed by an unused area to a total size of 256 bytes.

The "category" column below uses the following abbreviations:

M - set by hardware at domain call

T - set by hardware at trap handling

0 - set by operating system and read by hardware

The domain information table layout is shown on the next page.

		Relative address		No.of bytes	Cate- gory
a.	Program capability table		OB	64	0
b.	Data capability table		100B	64	O
с.	Domain call information Calling domain Alternative of calling domain P of calling domain B of calling domain	Р В	200B 201B 203B 207B	1 1 4 4	M M M M
d.	Trap handling information Trapped domain Alternative of trapped domain Status register save area Inside trap handler flag	ST1 ST2	213B 214B 216B 222B 273B	1 1 4 4 1	T T T T
e.	Domain characteristics		_		
	Own trap enable Child trap enable Mother trap enable	OTE1 OTE2 CTE1 CTE2 MTE1 MTE2	226B 232B 236B 242B 246B 252B	4 4 4 4 4	O/M O/M O O O O
	Trap enable modification mask  Trap handler address Mother domain Top of stack register Low limit register High limit register Domain status (PiA = bit 0)	TEMM1 TEMM2 THA TOS LL HL	256B 262B 266B 272B	4 4 4 1 4 4 4	O O O M O M O M O M O M O

Table 6. Domain Information Table

## 4.2.4 Logical addressing

A logical address consists of the logical segment number and the segment relative address. The memory management system will transform the logical segment number to a physical segment number. The segment relative address is relative to the start of the physical segment.

The logical segment number is used as an index in the capability table. The addressed element in this table gives the physical segment number.

#### 4.2.5 Domain communication

Within the domain hierarchy of the process, program control may change from one domain to another. Data may be accessed in either the called or the calling domain. In this section change of control and communication between different domains are described.

#### 4.2.5.1 Alternative domain

The alternative domain is used when accessing and returning parameters from or to a calling domain. The calling domain is set as the alternative to the called domain by loading its number into the CAD register. This is done by hardware at a domain call. Access to operands in the alternative domain is by the alternative address code prefix, ALT(<operand>). When using the ALT address code prefix, only the final data access goes to the alternative domain; indirect addresses and descriptors are taken from the current domain. (See the chapter on operand specifiers and addressing modes for further explanation.)

The calling domain may protect its data from illegal access from other domains by resetting the parameter access bit of its capability. This is done through monitor calls.

#### 4.2.5.2 Domain calls and monitor calls

From one domain, a routine on any other domain of the process may be called through the CALL and CALLG instructions. This is only possible if an indirect capability to that domain has been set up. This is indicated by bit 15 being set in the capability of the segment. An indirect capability is set up through monitor calls. An indirect segment resides in another domain than the current one. A call to a routine on such a segment implies a change of domain, and is referred to as a domain call.

Domain calls to supervising domain routines performing specific functions are called monitor calls. Service requests to the operating system are implemented as monitor calls.




Figure 10. Indirect segment

The new domain and segment number are taken from the capability of the calling segment. The P and B registers, domain number and alternative domain number of the calling domain are saved in the domain information table of the called domain. When a subroutine is called, certain initializations of the local data field are made. (See the CALL, CALLG and ENTM instructions.) The return address and old base register field of the local data field of the new routine are filled with zeroes.

The new domain number is loaded into the Current Executing Domain register and the number of the calling domain is loaded into the Current Alternative Domain register.

The lower 27 bits of the routine address are not interpreted as within the segment an address. Instead they are taken as an index in the start address vector at segment address zero on the new segment. The first word is the length of the vector, which is the number of routines on the segment. If the index is less than this word, the indexed element in the vector contains the address of the routine entry point. Otherwise the call is illegal and causes an instruction sequence error trap condition. The routines on the segment are numbered starting from zero.




Figure 11. Program segment layout

On jumps to another domain, a new stack has to be set up in the called domain. Therefore, the subroutine address must be the address of an ENTM instruction. When an ENTM is entered from another domain, B.PREVB and B.RETA will be cleared. Other entry point types will not properly initialize the stack.

When the new domain is entered, TOS is not saved on top of the old stack. The TOS, THA, LL and HL registers will be saved in the old domain information table and the new contents of these registers are loaded from the new domain information table.

Control reverts to the calling domain when either the return address, the old base register, or both is zero when a return instruction is executed. On return from a domain call, the registers CED, CAD, P and B are loaded from the old domain information table. The registers TOS, THA, LL, HL and TE are loaded from the new domain information table.

Note that return information is not stacked in the domain information table. Calling the same domain twice without return in between, will cause an instruction sequence error trap condition. The memory management system will zeroize the return address and B register value in the domain information table at a domain call return to indicate that a call to the domain may be done. If it is non-zero a domain call is in progress.

A return instruction with 0 in PREVB or RETA will only change domains if there is a domain to return to. If CAD is unequal to CED and non-zero, return is to the domain saved in the domain information table. Otherwise the return will be performed to address 0 in the current domain. This may cause a stack underflow trap condition.

## 4.2.5.3 Trap handling

When a trap condition occurs, the procedure described in chapter 6 on traps will determine if a trap handler routine is to be called, and in that case which domain has a handler for the offending trap. If the trap is handled by a mother domain, the new domain number is loaded into the CED register. The old CED and CAD are saved in the domain information table of the mother domain. CAD is loaded with CED of the trapping domain.

The status register is saved into the domain information table of the trapped domain, and upon return the non-ignorable and fatal bits and bits 0 to 8 are reloaded.

When the system trap handler returns, the new trap enable register contents are taken from the domain information table of the trapped domain.

Trap handler startup and stack initializations take place in the same way as when invoking a local trap handler. See chapter 6 for further explanation. The new trap enable register contents are taken from the domain information table of the mother domain, except that OTE is cleared by hardware at the ENTT instruction and restored when a RETT is executed.

## 4.3 Physical implementation

Physical main memory size may be up to 2\*\*41 bytes, divided into 2048-byte pages. The page size of 2048=2\*\*11 implies 2\*\*30 pages, or a 30-bit page number.

The memory management system has a bit map with two bits per physical page, set if the page is or has been written to. If the page has been written to, it must be copied back to mass storage before it is replaced with another one. The table size is 2\*(2\*\*30) bits, and it is accessible to microcode and privileged processes only.

The memory management system maintains a Physical Segment Table Pointer (PSTP) pointing to the start of the Physical Segment Table. This table contains a 4-byte entry for each physical segment, giving the page number of a data page or an index page.

If the Physical Segment Table entry is 0, this means that no mapping exists for the logical address that needs translation. This is a page fault trap condition.




Figure 12. Physical segment table

The access method, directly by physical page number, or indexed once or twice, depends on the size of the segment. Bits 30-31 of an element in the physical segment table hold information about access method.

Direct access restricts the segment size to 2 k bytes. Single indexing allows 512 pages, or 1 megabytes maximum segment size. Larger segments use double indexing, the maximum size of which (2\*\*31 bytes) exceeds the maximum segment size.




Figure 13. Physical segment table entry

The two access bits have the following meaning:

- 0 direct, physical page number is data page
- 1 single indexing, physical page number is the address of an index page
- 2 double indexing
- 3 unused




Figure 14. Index page table entry

An index page entry has a layout similar to a PST entry. Bit 30 is unused. Bit 31 in an index page table entry is unused except on the last indexing level, that is, when the page number part of the entry specifies a data page, when bit 31 is used for data page write protection. The physical address is calculated from the physical segment number and segment relative address as shown in figure 15.




Figure 15. Physical memory

As for pointers in PST, pointers in index tables will have zero value to indicate a page fault.

The capability table holds the physical segment numbers of all logical segments in a domain. The capabilities are found on the segment specified by the process segment register (PS) of the process. On this segment, the currently executing domain register (CED) selects a 256 byte domain information table which includes the capability tables. The current logical segment number selects an entry in the capability table. This table entry contains the physical segment number of the referenced segment.




Figure 16. Addressing a program capability

## 4.4 Buffering

Translation from logical to physical address is complicated and requires several memory accesses. To reduce the number of accesses, the most recently used logical page number (the upper 21 address bits), domain number and a part of the process number are saved together with the corresponding physical page number and the permit bits of the corresponding capability. Later references to the same page may then avoid referencing the capability table, the physical segment table and the index pages.

The table used to hold this information is the Translation Speedup Buffer (TSB). The domain and process numbers are also stored. Therefore it is not necessary to clear the buffer when changing domain or process.

When access to memory is performed, the actual process number, domain number and logical page number are compared to the TSB counterparts pointed at by the index. If they are equal, no further table lookup is necessary and the physical page number in the translation speedup buffer is used. If they are not equal, the memory management system will update the TSB once the necessary information has been found.

Further details on the translation speedup buffer are found in the manual ND-5000 Hardware Description (ND-05.020).

CHAPTER 5

CACHE MEMORY SYSTEM

A BETHLES

MENTENS YEUMEN SHOAD

#### 5 CACHE MEMORY SYSTEM

The ND-500 CPU and the ND-5000 CPU have different cache memory implementation. Consult the manuals ND-500/2 Hardware Description (ND-05.015) and ND-5000 Hardware Description (ND-05.020) for details.

The speed of the CPU is considerably higher than the speed of primary memory; if several memory accesses are required to complete an instruction, the CPU may be spending most of its time waiting for data to be loaded into registers. To reduce the time spent waiting, the most recently used data are kept in high speed buffer memory, where data are available to the CPU in a fraction of the time required for a main memory access. This buffer is called a cache. For economic reasons the cache is comparatively small, and sophisticated circuitry is employed to determine which data elements should be allotted space in the cache.

When data residing in the cache is updated without updating the corresponding memory location, the cache item is marked 'dirty'. Thus, such items should be dumped when the cache is cleared in order to maintain data consitency.

The effective memory access time as seen from the CPU is a function of several factors: The size and speed of the cache, main memory access time and the average percentage of data accesses where the requested data is available in the cache without further delay ("hit rate").

To prevent instructions and data located at the same cache address from constantly displacing each other when a loop is executed, instructions and data have separate cache systems.

CHAPTER 6

THE TRAP SYSTEM

計 成立丁生五點口

SHEET'S SAIT BEE

### 6 THE TRAP SYSTEM

#### 6.1 General

It is an advantage to be able to detect special situations arising during program execution, such as attempts to divide numbers by zero in a program performing many arithmetic divisions. Such checks may be made by software, but will require explicit programming. The CPU performs a number of checks automatically on every arithmetic operation, showing errors that would otherwise go unnoticed. Errors caught this way are said to be <a href="trapped">trapped</a>. Situations leading to a possible trap are called trap conditions. A trap condition may or may not lead to a trap, depending on whether the trap is enabled. The above case is called a divide by zero trap condition.

Other examples of trap conditions are floating point overflow, illegal index and stack overflow.

For most trap conditions, it is possible to choose whether the trap is to be acted upon (i.e. enabled) or not. If a trap is to be acted upon, a trap handler routine will be entered.

Trap conditions are divided into three categories depending on the way they are treated by hardware.

- Ignorable trap conditions
- Non-ignorable trap conditions
- Fatal trap conditions

Ignorable trap conditions do not require any handling; they may be disabled and will have no effect on program execution. Non-ignorable trap conditions require some kind of handling. If the current domain does not have a handler for it, the trap is propagated to the mother domain. After handling, program execution may continue.

Fatal trap conditions make it impossible to continue execution of the process. The CPU will report to the I/O processor, which will take appropriate action depending on the kind of trap.

The CPU status register has one bit for each possible trap condition. When a trap condition occurs, this bit is set. The same bit is reset when a trap handler routine is invoked.

Status bits representing non-ignorable and fatal trap conditions will always yield a zero result (bit reset) if explicitly tested. It is not meaningful to perform a conditional jump on these bits, as the condition is always false.

### 6.2 Trap handler routines

Most traps may be handled by a routine in the CPU. Every domain can have its own routines for the trap conditions allowed by its mother domain. If it does not take care of the trap itself, control may be transferred to the mother domain.

The mother may handle the situation, or hand it over to her mother. At the top of the domain tree is the operating system, and the I/O processor is the "great grandmother" of all domains, ensuring there will always be at least one domain responsible for taking care of a trap propagated from lower levels. For example, a trap condition encountered during the running of a user program may be handled in the user domain, in one of the mother domains between the user domain and the root of the tree, in the operating system domain, or in the I/O processor.

After a trap situation has been taken care of, control will normally return to the instruction following that which caused the trap; for some trap conditions, the trapped instruction will be repeated or resumed. Note that the calling sequence prior to the trap situation may be totally unrelated to the mother/child links.

## 6.3 Searching for a trap handler

Three registers in the CPU are used for trap enabling: The Own Trap Enable (OTE), the Mother Trap Enable (MTE) and the Child Trap Enable (CTE) registers. Each domain has its own copy of these registers.

If a bit in OTE is set, the domain has a trap handler routine for the corresponding trap conditions occurring within the domain, and this routine will be called when a trap occurs. If the MTE bit is set, the mother (or grandmother etc.) domain of the trapping domain has a trap handler routine for this trap condition. If the corresponding bit in OTE is reset, this routine will be called.

A bit set in the CTE indicates that this domain has a trap handler routine to be used when the corresponding trap condition occurs in child domains, unless taken care of locally within the child domain.

MTE is not program modifiable. The system sets a bit in a domain's MTE if any of the mother domains in the tree structure have the corresponding bit set in their CTE register.




Figure 17. Trap propagation

The I/O processor will always be the mother of the upper domain. Trap conditions are always enabled in the I/O processor. Non-ignorable trap conditions may be enabled in the CPU and handled by some program in the CPU. If they are not, they will be reported to the I/O processor. Fatal trap conditions are always reported directly to the I/O processor.

When a domain is created, it is given a Trap Enable Modification Mask (TEMM) from its mother. This mask specifies which bits in OTE the domain is allowed to change by either setting or resetting it. An attempt to change a bit in OTE, that is to reset in TEMM, will be ignored, while a change in an OTE bit that is set in the TEMM will have the desired effect.




Figure 18. Treatment of non-fatal trap conditions

## 6.4 Trap handler data field

The Trap Handler Address register, THA, points to the base of an array in data memory, containing the start addresses of the trap handler routines in program memory. The Nth element of this array must hold the start address of the routine to handle the Nth trap condition. The area after the start address vector is used as a local data field for the invoked trap handler routine. This data field is filled by the ENTT instruction (see section 13.10).




Figure 19. Trap handler start address and local data field

When a trap handler is invoked, trapping P (the address of the instruction that caused the trap condition), the register block, and information about the trap are saved in the local data area of the trap handler.

The P register saved in B.ARG2 holds the address of the instruction to be executed when the trap condition has been taken care of. Trapping P and the saved P register will be equal if the trap is handled before the instruction is executed. The instruction causing the trap will then be re-executed. If the trap is handled after the instruction is executed, the saved P register will point to the next instruction.

The trap handler data area is not re-entrant, due to the fixed location. As long as a trap is being handled, another trap condition should not arise in the same domain. The Own Trap Enable register (OTE) is therefore cleared, forcing propagation to the mother domain of any trap condition occurring during trap handler execution. The OTE register is reloaded from the domain information table on return from the trap handler.

A mother domain which itself is inside a trap handler will not be entered to handle a trap for one of its child domains. A trap in that case not handled locally in the child domain will be propagated to its grandmother.

When a trap handler is invoked, the status register (ST) is saved in the domain information table of the domain where the trap occurred. The layout and use of this table is described in more detail in the Memory Management section. If the trap condition is not handled by a local trap handler routine, an identification of the domain where the trap condition occurred is also saved in this table. Before the trap handler is entered, the status bit causing the trap is cleared.

Status register bits representing ignorable trap conditions may be modified during running of the trap handler routine. Status bits representing non-ignorable and fatal trap conditions may not be modified. Setting a trap bit will cause a new trap immediately on return to the trapped routine. If several trap bits are set, several trap handlers will be called in sequence according to their bit numbers in the status register (highest numbered ones first).

Modification of status bits is done by changing the status word in the saved register block. Upon trap handler return, this status word is "merged" with the saved status word in the domain information table and loaded into the status register. Unmodifiable status bits will contain their original values when the process continues.

If several traps to be handled before or during instruction execution occur together, only the highest numbered one is handled. All other enabled traps that are of the type before and during, are cleared on trap handler return, before the instruction is re-executed. The re-execution may cause these traps again, and they will be handled normally. A trap handled after instruction execution will cause all enabled before traps and all enabled during traps to be cleared when the status register is loaded. Traps not enabled will be not be cleared in either case.

## 6.5 The status register

There are 64 bits in the status register. 40 of these bits are currently defined. The status bits are grouped as follows:

Data status bits

Tracing status bits

Instruction and operand reference status bits

Signalling, synchronization and miscellaneous status bits

System error status bits

### 6.5.1 Data status bits

Code	Name	Bit no.
Z	zero	5
C S	carry sign	6
0	overflow	7 9
IVO	invalid operation	11
DZ	divide by zero	12
FU	floating underflow	13
FO	floating overflow	14
BO	BCD overflow	15

The data status bits hold information about the operand or result of the last executed operation on data. The majority of control and special instructions, including conditional jump instructions, leave the data status bits unaffected.

In the description of the instruction set, the effect on the data status bits are listed with every instruction. Bits that are set, reset or left unaffected are mentioned explicitly. All data status bits not mentioned are reset.

The Z, C, and S status bits have no corresponding trap conditions. They are only used for conditional jumps. All other data status bits are ignorable trap conditions. If trapping is not enabled, these bits may be tested with conditional jump instructions.

- Z: The Zero bit is set if the operand/result of the last instruction was exactly zero. Otherwise it is cleared. Floating underflow is an exception; then the Z-bit in all cases, except in the POLY and IXI instructions.
- S: The Sign bit of the status register holds the sign bit of the last operand/result.

- C: The Carry bit may be set only when performing integer arithmetic; otherwise it is cleared. The C bit is set if a carry out of or borrowing into the most significant bit occurs. The contents of the carry bit are also used by the ADDC, SUBC and INVC instructions.
- O: Integer Overflow may be set only when performing integer arithmetic; otherwise it is cleared. The O bit is set if the result of the operation is too large to be represented in the destination or register. It will occur in an integer addition when the sign bits of the two addends are equal, and the sign bit of the result is different from those of the addends. Note that subtraction is an addition of the two's complement of the subtrahend. In multiplication, integer overflow occurs when the destination is not large enough to hold the product. In case of overflow, the S and Z bits are set according to the actual result of the operation, rather than to the theoretical value. The least significant 32 bits of the extended result will be stored in the destination operand.
- IVO: InValid Operation. One example of this is executing a square root instruction with a negative argument. It will cause an invalid operation trap condition.
- DZ: Divide by Zero trap. A division with zero will leave the largest possible value in the destination with the sign of the dividend, unless the dividend is also zero. Zero divided by zero gives a result of zero.
- FU: Floating Underflow will occur if a negative exponent requires more than 9 bits to be represented. A value of zero will be stored in the destination, with the sign of the result as it would appear when calculated in unlimited format. An underflow trap in a long instruction, like POLY, will occur at the completion of instruction execution, even if the underflow occurred at an intermediate step.
- FO: Floating Overflow will occur in floating arithmetic if the result of an operation is too large to be represented in the floating point format, i.e. a signed exponent requiring more than 9 bits. The largest possible floating point value will be stored in the destination, with the sign of the result as it would appear when calculated in unlimited format. An overflow trap in a long instruction, like POLY, will occur at the completion of instruction execution, even if the overflow occurred at an intermediate step.
- BO: BCD Overflow. The destination field in a packed decimal instruction was not wide enough to hold the result of an operation. (BCD arithmetic is a hardware option.)

## 6.5.2 Tracing status bits

Code	Name	Bit no.
SIT BT CT BPT	single instruction trap branch trap call trap breakpoint instruction trap	17 18 19 20

All the tracing status bits are ignorable trap conditions. They are valuable tools for debugging programs and performance evaluation.

SIT: Single Instruction Trap. This trap condition is caused when the execution of an instruction has terminated. With this trap condition, it is possible to step through a program one instruction at a time.

BT: Branch Trap condition occurs when the next instruction to be executed is other than the one immediately following the last executed instruction; e.g. after a GO, JUMPG, RET, LOOP or conditional jump instruction. The trap condition does not occur if the test in the conditional jump is false and no jump is made.

CT: Call Trap condition occurs immediately after execution of a call subroutine instruction.

BPT: BreakPoint instruction Trap condition occurs when a breakpoint instruction (BP) is executed. If BPT is not enabled, a BP instruction will cause an IIC trap condition.

If several enabled trace trap conditions occur, the CPU handles the one with the highest priority first. Trace traps are listed from high to low priority in the following order:

Break Point Trap Call Trap Branch Trap Single Instruction Trap

The tracing status bits are always reset when execution of the next instruction starts, even if they are not trap enabled. This means these bits are used for trapping purposes only, since they will always yield a zero result if explicitly tested.

### 6.5.3 Instruction and operand reference status bits

Code	Name	Bit no
IOV	illegal operand value	16
ATF	address trap fetch	21
ATR	address trap read	22
ATW	address trap write	23
AZ	address zero access	24
DR	descriptor range	25
IX	illegal index	26
ST0	stack overflow	27
STU	stack underflow	28
XSE	index scaling error	32
IIC	illegal instruction code	33
IOS	illegal operand specifier	34
ISE	instruction sequence error	35
PV	protect violation	36
THM	trap handler missing	37
PGF	page fault	38

These status bits are all trap conditions. Most are ignorable, but XSE, IIC, IOS, ISE and PV are considered so serious that they are defined as non-ignorable. THM and PGF are defined as fatal. All trap conditions result from the decoding and accessing of instructions and operands.

Non-ignorable and fatal trap condition status bits are always zero when tested from a program, consequently they can be used only for trapping purposes. Ignorable trap condition status bits may be used either for trapping purposes or for explicit program testing (conditional jumps).

# 6.5.3.1 Ignorable trap conditions

IOV: Illegal Operand Value. Operand values exceeding the legal range, e.g. in the bit field and call subroutine instructions, may cause an Illegal Operand Value trap condition. This status bit is set/reset in all instructions where a limit is given for the operand values.

On the IOV trap condition the destination field is not changed.

If the IOV trap condition is ignored the instruction will be terminated (act as a NOOP instruction).

The CPU has Low Limit (LL) and High Limit (HL) 32-bit registers for protecting program and data. These two registers are compared to the logical program and data address for each memory reference. If the actual logical address referenced is unsigned greater than the LL register and less than or equal to the HL register, a trap condition occurs whose type is determined by the current memory reference. (Memory reference type may be fetch, read, or write access.)

The memory is accessed in 1,2,3, or 4-byte units starting on any byte address. It is the starting address of the access that is checked against LL and HL. Bytes inside the area defined for address trapping by the LL and HL registers will therefore be accessed without causing a trap condition if: 1. the access starts at LL-1 and is 2,3, or 4 bytes long, 2. the access starts at LL-2 and is 3 or 4 bytes long, or 3. the access starts at LL-3 and is 4 bytes long.

These registers are used during program development and debugging for tracing access to a specific location/data block or execution of a routine or instruction sequence. The LL and HL registers are properties of the domain. If a routine call causes transfer to another domain the local LL and HL values will be in effect for the duration of the call.

If enabled, program tracing takes precedence over data tracing; if both ATF and ATR/ATW traps are enabled ATF will be trapped, and ATR/ATW trap conditions are ignored. If ATF is enabled, ATR and ATW bits in the status register are cleared when memory is accessed, even if data accesses are within the guarded area. If ATF is disabled, ATR and ATW bits are set in the status register and may cause a trap if ATR or ATW is enabled.

If LL=HL no traps will occur. If HL<LL access from 0 to HL or greater than LL will be trapped; access to addresses from HL+1 to LL will not be trapped. In a multi-operand instruction, any of the operands may cause a trap. The specified address determines its legality; a multi-byte operand value (halfword, word, float, doublefloat or descriptor) may extend into the protected area without being trapped.

The trap conditions are handled <u>after</u> instruction execution; data are loaded or stored before the trap handler is invoked.

ATF: A program reference within the memory area guarded by the LL and HL registers will cause an Address Trap Fetch condition. The ATF status bit is set/reset at the end of each instruction.

ATR: If the current memory reference is a read reference to the data area guarded by the LL and HL registers, an Address Trap Read trap condition will arise. The ATR bit is set/reset at the end of each instruction with data memory reference.

- ATW: If the current memory reference is a write reference to the area guarded by the LL and HL registers, it will cause an Address Trap Write trap condition. The ATW bit is set/reset at the end of each instruction with data memory reference. The store is performed.
- AZ: An address equal to zero will cause an Address Zero trap condition. INIT will set B.PREVB to zero, causing an AZ trap condition if attempts are made to link to a data block below the bottom of the stack. A jump to address zero will also cause an AZ trap condition.

  The AZ bit is set/reset for each instruction with memory access.
- DR: Addressing via a descriptor may cause a Descriptor Range trap condition. This occurs if the contents of the index register is negative or greater than or equal to the maximum number of elements (length) described by the descriptor length word. A Descriptor Range trap condition will also occur if an empty string (length zero) is used in a string or BCD (packed decimal) instruction.

The DR bit is set/reset at the end of all string instructions or instructions with descriptor addressing (see section 8.15) with memory access. The index register is incremented even if a trap condition occurs.

- IX: The LIND and CIND instructions allow loading and calculating an array index and check that it does not exceed the array dimensions. If it does, it causes an Illegal indeX trap condition. The IX bit is set/reset by the LIND and CIND instructions.
- STO: When the contents of a new stack pointer (B.SP) in a stack subroutine call are greater than or equal to the contents of the TOS (top of stack register), a STack Overflow trap condition occurs. Stack overflow may also occur on execution of the GETB or ENTB instructions if there are no free data blocks of the requested size or larger. INIT and ENTM cause stack overflow if main program stack demand is greater than system stack demand. The STO status bit is set/reset for each ENTS, ENTSN, ENTB, INIT, ENTM and GETB instruction.
- STU: Performing a subroutine return instruction with RETA, PREVB or both equal to zero leads to a STack Underflow trap condition if there is no alternative domain (CAD zero or equal to CED) This status bit is set/reset at each return from a stack subroutine. This trap condition is also used to return control to the operating system when a program terminates (unless it is taken care of locally within the domain where the trap occurred).

# 6.5.3.2 Non-ignorable trap conditions

- XSE: Index Scaling Error. The index exceeds 32 bits after post-index scaling.
- IIC: Illegal Instruction Code. Undefined code, privileged instruction with the PIA status bit reset or execution of a BP instruction with the BPT trap disabled.
- IOS: Illegal Operand Specifier. Constant operands as destination, ALT prefix on routine argument, type conflict between instruction and operands or non-constant number of arguments to call and polynomial instructions. Also, some special instructions (TSET, RDUS) does not allow register or constant operands.
- ISE: Instruction Sequence Error. Illegal subroutine entry point, illegal domain call nesting or execution of an entry point instruction without comming directly from a subroutine call instruction.
- PV : Protect Violation. This trap occurs when the segment access code in the capability table (see section 4.2.3) is violated.

#### 6.5.3.3 Fatal trap conditions

- THM: Trap Handler Missing. The location pointed to by the trap handler vector does not contain an ENTT instruction, or the ENTT operands contain values causing non-ignorable traps.
- PGF: PaGe Fault. This trap may be caused by all instructions, and is a signal to the I/O processor that another page has to be swapped in from backing storage. If a page fault arises with the process switch disabled, it will cause a disable process switch error trap. Page fault is also caused if a memory management table lookup gives zero as result.

### 6.5.4 Signalling, synchronization and miscellaneous status bits

Code	Name B	it no.
K	flag	8
PRT	programmed trap	29
PIA	privileged instructions allowed	1
PD	part done	2
IR	instruction reference	3
PSD	process switch disabled	4
DT	disable process switch timeout	30
DE	disable process switch error	31

- K: Flag. The flag bit is used for signalling purposes. There are special instructions for setting, resetting and testing this condition. The K flag is also used by instructions using descriptor addressing (see section 8.15) to indicate that the last element in the array is accessed, in the LIND and CIND instructions an illegal index, to indicate and in string instructions to indicate termination conditions. CIND, LIND and string instructions will always leave a status in K regardless of its previous value, while descriptor addressing may set but never clear the K flag.
- PRT: PRogrammed Trap. A process in the CPU may interrupt another process by setting the second process' programmed trap status bit, which acts as a trap condition for this purpose. If the PRT trap is enabled, the trapped process will immediately be interrupted and its trap handler invoked. If the process is not in the active state, as soon as it becomes active the trap will occur. If the process switch is disabled in the machine where the trapped process resides, the trap will occur as soon as the process switch is enabled.

The PRT bit is set through monitor calls. A process may trap itself by setting the PRT bit in the status register.

- PIA: Privileged Instructions Allowed. Privileged instructions can only be executed when this bit is set; other attempts to execute privileged instructions will cause an illegal instruction code trap condition. This bit may not be changed by instructions. It is defined in the domain information table.
- PD : Part Done. This bit is used by the microprogram in long interruptable instructions to indicate if the instruction is to be restarted, e.g. after page fault in string instructions.
- IR : Instruction Reference. This is used by the paging system microprogram to indicate if there was a page fault on an instruction or on a data reference.

The CPU has protection against bad synchronization procedures. Synchronization procedures can execute with the process switch disable status bit set. If this bit is set for more than 256 microcycles (including the 2 spent in the SOLO instruction), a process switch timeout trap condition occurs. Most simple instructions, like load, store, and simple arithmetic, execute in one microcycle per operand specifier. When executing with the process switch disable set, nonignorable traps (such as page fault) that require process switching must not occur. If they do occur, they cause a disable process switch error trap condition.

Ignorable trap conditions are ignored in SOLO-TUTTI sequences regardless of enabling of these traps.

- PSD: Process Switch Disabled. The process switch disable bit is only modifiable by the SOLO and TUTTI instructions.
- DT: Disable process switch Timeout. Timeout occurs if the process switch has been diabled for more than 256 microcycles.
- DE: Disable process switch Error. Occurs if a non-ignorable process switch (such as Page Fault) occurs while the process switch is disabled.

# 6.5.5 System error status bits

Code Name Bit no.

PWF power failure 39

The system error status bits are all fatal CPU traps. On detection, they are reported directly to the I/O processor.

PWF: Power failure.

# 6.5.6 Addressing traps

In the instruction descriptions, the term addressing traps is used as a common name for all traps that may occur during operand fetching or instruction addressing. Most instructions may cause these traps, which include:

Address Trap Fetch Descriptor Range trap
Address Trap Read Illegal indeX
Address Trap Write IndeX Scaling Error
Address Zero trap Illegal Operand Specifier
Protect Violation

# 6.5.7 Status bits survey

The first column indicates the trap type using the following abbreviations:

- S status bit, no corresponding trap condition
- I ignorable trap
- N non ignorable trap, i.e., the sequential execution of the program is interrupted and control is passed to a trap handler
- F fatal CPU error, i.e., another processor in the system must solve the trap condition

A special case exsists for the 'trap handler missing' trap. This trap is nonignorable if a trap handler for this exception exists somewhere in the hierarchy of domains running in this processor. The condition is fatal if no such handler exists.

The second column indicates whether the status bit is modifiable by software.

The third column indicates whether the trap is handled before, during, or after the current executing instruction:

Before: The instruction has not stored any results before the trap occurs. If the execution of the program may be resumed after handling the trap, the instruction will have to be executed once more. The P register and the Trapping P location in the trap handler local data area are of equal value.

During: This is the same as "Before" except for some instructions partially executed before the trap occurs and which may continue after being restarted. (String, block move and fill, call, enter, and return instructions) Instructions with one destination operand will not have stored a result, but destinations in multiple destination operand instructions have unpredictable values. If the instruction is to be restarted, the trap handler should not modify the saved register block.

After: The instruction causing the trap is completed and results stored before the trap occurs. If the execution of the program is resumed after the trap the next instruction is executed. The P register contains the address of the next instruction; the Trapping P location in the trap handler local data area contains the address of the instruction causing the trap.

Trap har	ndled before(B), during(D),	lodifia	fter(A) able(M) ap type	1		
Bit no.	Name		Code	<b>+</b>	+	1
0 1 2 3 4 5 6 7	not used privileged instruction all part done instruction reference process switch disable zero carry sign	owed	PIA PD IR PSD Z C S	S S S S S S	М М М	
8 9	flag overflow		K O	S I	M M	Α
10 11 12 13 14 15	not used invalid operation divide by zero floating underflow floating overflow BCD overflow		IVO DZ FU FO BO	I I I	M M M M	A A A A
16 17 18 19 20 21 22 23	illegal operand value single instruction trap branch trap call trap breakpoint instruction traddress trap fetch address trap read address trap write	ap	IOV SIT BT CT BPT ATF ATR ATW	I I I I I I	M M M M M M M	A A A B A A
24 25 26 27 28 29 30 31	address zero access descriptor range illegal index stack overflow stack underflow programmed trap disable process switch tin disable process switch er		AZ DR IX STO STU PRT DT DE	I I I I I N N	M M M M M	A D A D D B A
32 33 34 35 36 37 38 39	index scaling error illegal instruction code illegal operand specifier instruction sequence erro protect violation trap handler missing page fault power fail		XSE IIC IOS ISE PV THM PGF PWF	N N N N F F		D D D D D B D

CHAPTER 7

DATA TYPES

ILSELE PLEAF

SHIPPE ATAB

#### 7 DATA TYPES

# 7.1 Introduction

Programs and data are always stored in separate logical address spaces, referred to as the program memory and the data memory. Instructions are always stored in the program memory and operands usually in the data memory. Because the program memory functions as a read-only memory during program execution, instructions are protected from alteration.

Most instructions perform operations on operands. There are three categories of operands:

- Register operands
- Variable operands residing in data memory
- Constants residing in program memory, as a part of the instruction using them

#### 7.2 Data types

The ND-500 instruction set handles several basic data types: Bit, byte, halfword, word, float, doublefloat and packed decimal (BCD), abbreviated as BI, BY, H, W, F, D and P respectively. (Packed decimal is a hardware option.) Operations may also be performed on bit fields of varying lengths. In addition there are instructions allowing operations on arrays of BI, BY, H, W, F and D data. A large number of string instructions allow easy manipulation of character strings (byte arrays).

#### 7.2.1 <u>Bit</u>

As the ND-500 is byte addressable, a bit is specified by its byte address. The specified bit is the rightmost bit (bit 0, the least significant bit) in the addressed byte. By post-indexing or special instructions, it is possible to address bits other than bit zero.


An operand of type bit is a single bit, which is always treated as unsigned. The GETBF (get bit field) and PUTBF (put bit field) instructions operate on variable length (1 to 32 bits) bit fields. Note that these instructions treat the bit fields as signed quantities, even if they are only one bit long.

#### 7.2.2 Byte



A byte is 8 contiguous bits starting at any byte boundary. The bits are numbered from the right, 0 to 7. Bit 0 is the least significant. A byte may be interpreted either as a signed or as an unsigned integer. Signed byte values are in the range -128 to +127, represented in two's complement form. Unsigned byte values are in the range 0 to 255. Unsigned values may be interpreted as characters in any 8 bit (or less) character set, and instructions are available to set, check or clear the parity bit (bit 7) of a byte.

# 7.2.3 Halfword



A halfword is 2 contiguous bytes, 16 bits, starting at any byte boundary. The bits are numbered from the right, 0 to 15. Bit 0 is the least significant. Like a byte, a halfword may be interpreted either as a signed or unsigned integer, in the range

-32768 (-(2\*\*15)) to +32767 ((2\*\*15)-1) in two's complement form, or 0 to 65535 ((2\*\*16)-1) respectively.

# 7.2.4 Word



A word is 32 bits, or 4 contiguous bytes, starting at any byte boundary. It may be used as an unsigned integer in the range

```
0 to 4294967295 ((2**32)-1),
```

or as a two's complement integer in the range

-2147483648 (-(2\*\*31)) to +2147483647 ((2\*\*31)-1).

# 7.2.5 Single precision floating point

31	30	22	21	0
	l	1		

sign: exponent: mantissa

A single-precision floating point number is represented by a mantissa of 22+1 bits, a binary exponent of 9 bits with a bias of 256 and a sign bit. The range is +/-8.6\*(10\*\*(-78)) to +/-5.8\*(10\*\*76) and exactly 0, with an accuracy of approximately 7 decimal digits. An operand with exponent = 0 is treated as exactly zero, with no respect to the sign nor the mantissa. Minus zero (all but bit 31 zero) will only be returned from an operation generating floating underflow.

The smallest  $\Delta X$  to be added to 1.0 is 1.192093180\*10\*\*-6.

# 7.2.6 Double precision floating point

62	()	11	F-0	1
05	02	5 <del>4</del> 1	53	0.1
_		-		ŭ
				1

sign : exponent : mantissa

A double-precision floating point number is represented by a mantissa of 54+1 bits, a binary exponent of 9 bits with a bias of 256 and a sign bit. The range is +/-8.6\*(10\*\*(-78)) to +/-5.8\*(10\*\*76) and exactly 0, with an accuracy of approximately 16 digits. An operand with exponent = 0 is treated as exactly zero, with no respect to the sign nor the mantissa. Minus zero (all but bit 63 zero) will only be returned from an operation generating floating underflow.

The smallest  $\Delta X$  to be added to 1.0 is 2.775557562\*10\*\*-17.

Floating point numbers are always normalized, - i.e. the most significant bit in the mantissa is always one. It is therefore unneccessary to represent this bit explicitly. For single and double floating point numbers there is always one hidden bit in the mantissa, called the implicit bit. This is always assumed to be one, unless all bits in the exponent are zero. It is used in the arithmetic and removed from the result, thereby giving one more bit of precision. This is the reason why the length of the mantissa is expressed in terms of "+1".

The value of a floating point number is

S \* 2\*\*e \* M if e 
$$><$$
 -256 (exponent bits all zero)


where S is the sign, with the value -1 if the sign bit is set and 1 if the sign bit is reset. e is the value of the 9-bit exponent (taken as an unsigned number) minus 256. Thus the range of e is -255 <= e <= 255. M is the mantissa interpreted as a binary fraction with the decimal point to the left of the implicit bit, giving a range of M of  $0.5 \le M \le 1$ .

```
Examples:
```

# 7.2.7 Floating point rounding

After a floating point operation, the result is normalized and the full mantissa is checked for rounding. Rounding up is done by adding one to the least significant bit of the mantissa. Rounding down is done by ignoring bits beyond the least significant bit. The bits affecting the rounding are labelled as follows:

- L least significant bit of that part of the full mantissa which goes into a float or double float mantissa
   G - the bit immediately to the right of L
- St the result of an OR operation of all bits to the right of G



if G=1 and (St=1 or L=1) then add one to the least significant bit of mantissa endif

Figure 20. Floating point rounding

The effective result is equivalent to rounding up when the last decimal digit is larger than 5, rounding down if it is less than 5. If the last decimal digit is equal to 5, the rounding up or down is determined by the L bit, causing round off errors to take both positive and negative values in order to partially self-compensate in long computations.

# 7.2.8 Descriptor

A descriptor is used for addressing arrays and strings (byte arrays) through the DESC prefix. The descriptor consists of 8 bytes, the first four containing the length of the array, the last four containing the address of element number zero.




Figure 21. A descriptor

The hardware will compare the first half of the descriptor against the value of the index register used. Illegal indexing will be trapped as a Descriptor Range error (DR). Indexing is assumed to range from zero upwards; thus index values below zero, or larger or equal to the number of elements, are illegal.

# 7.3 Data formats in main memory

Data are stored in memory in various ways depending on their type. The basic unit in the ND-500 memory is a byte. In data types which consist of more than one byte, the bytes are numbered left to right. The bits in a single element of a data type are numbered right to left. The leftmost bit is the most significant bit.

Note that post-indexing always counts the elements from the left, even if the data type is bit.

byte0	byte1	byte2	byte3

When addressing with byte, halfword, or word displacement part, the calculated address is the address of the leftmost (lowest numbered or most significant) byte. Addressing with short address codes is either B or R relative and has word as the displacement unit. The memory must then be looked on as if the basic unit is a word, and the data object must be located on a word boundary. The calculated address is the leftmost byte of the word. When addressing with short word displacement, the byte displacement is 4 \* word displacement. (This is taken care of by the assembler and will be of little concern to the programmer.)

An array is addressed by its zeroth element, a multi-dimensional array by the element having all indexes zero. This may be a "virtual" element, in case the range of valid index values does not include zero, or the array may actually start at a lower address if negative indexes are allowed.

Most multi-operand instructions require operands to be of the same type. The operands will be addressed as such, which may cause unexpected results. If, for example, a byte is addressed as a word, the intended byte and the following three bytes in memory will be used as if they were a word sized data item.

BIT: The rightmost bit of a byte, specified by the byte

address.

BYTE: 8 contiguous bits, starting at any byte boundary.

HALFWORD: 16 contiguous bits (2 bytes), starting at any byte

boundary and addressed by the leftmost byte.

WORD: 32 contiguous bits (4 bytes), starting at any byte

boundary and addressed by the leftmost byte.

FLOAT: 32 contiguous bits (4 bytes), starting at any byte

boundary and addressed by the leftmost byte.

DOUBLE FLOAT: 64 contiguous bits (8 bytes), starting at any byte

boundary and addressed by the leftmost byte.

DESCRIPTOR: 64 contiguous bits (8 bytes), starting at any byte

boundary and addressed by the leftmost byte.

Figure 22. Data formats in main memory

### 7.4 Data in registers

Data may be loaded to the registers in the ND-500 CPU register block. Integer data types, i.e. BI, BY, H and W data, may be loaded to the four Integer registers (In, n=1,2,3,4). Floating point data types, i.e. F and D data, may be loaded to the four floating point Accumulators (An, n=1,2,3,4). The floating point accumulators may be extended with the Extension registers (En, n=1,2,3,4) for double-precision floating point data. Data is loaded to the registers as shown in the figure below.

The In accumulators are named BIn, BYn, Hn and Wn when used for BIt, BYte, Halfword, or Word operations. (n=1,2,3,4)

The An accumulators are named Fn when used as single-precision registers. The (An,En) double registers are named Dn when used as double-precision floating point registers.

A common name for BIn, BYn, Hn, Wn, Fn and Dn is Rn. Rn may be used when referencing a register where the type is determined by the context.

3	31	0	
	I1		
	12		Integer accumulators
	13		or Index registers
	14		

31 0	31 (
A1	E1
A2	E2
А3	E3
A4	E4

Floating point accumulators and Extension registers

A=E= 32 bits D= 64 bits

Figure 23. Arithmetic registers




Figure 24. Data in registers

When using the integer registers for BIt, BYte and Halfword, the unused upper part of the register is always zero-filled rather than sign-extended when data is loaded to the register.

When single float data are loaded to one of the Fn registers, i.e. An, the corresponding En register remains unchanged.

# CHAPTER 8

OPERAND SPECIFIERS AND ADDRESSING

8 发现工生产单户

manteenimus osed talenta colore melastria

#### 8 OPERAND SPECIFIERS AND ADDRESSING

# 8.1 Introduction

An instruction consists of an instruction code and zero or more operand specifiers. The general instruction format is shown in the figure below:

Instruction Code	Operand Specifier	Operand Specifier	Operand Specifier	•••	 
Oode	Opecifici	opecifici	opecifici		 

1 or 2 bytes Zero or more

Zero or more operand specifiers, each 1 to 9 bytes

Figure 25. Instruction format

The instruction code specifies the operation to be performed and the operand data types. The operand specifier names the data to be worked on. This chapter describes the different formats of the operand specifier. The next chapter gives details of the instruction code.

In many ND-500 instructions one of the general registers or one of the floating-point registers is used as the argument or result. The two lower bits of the instruction code then specify the register number, which is a floating-point or double-precision floating-point register (Fn or Dn) when the data type is floating or double floating, and a general register (Rn) when the data type is integer.

### 8.2 General and direct operands

An operand specifier designates the data for an instruction to work on. If an instruction requires several operands, a corresponding number of operand specifiers follow the instruction code.

prefix(es)	address code	data part

Figure 26. Operand specifier format

The length of an operand specifier may be one to nine bytes.

Operand specifiers are divided into general operand specifiers and direct operand specifiers. The interpretation of a general operand is determined by an address code, data part and optional prefix(es). The interpretation of a direct operand depends on the instruction; the operand may only have a data part, no prefix or address code.

The instruction determines whether a general or a direct operand should be used. Instructions using direct operands are mentioned in 8.4; all others use general operands. Direct operands are used most places where the operand value has to be a constant of a specific type, and the operand value can be determined unambiguously as the contents of the following bytes.

The notational conventions used in this manual to indicate general and direct operands are explained in Appendix C. Operand names are chosen to give more information about the specific operand in use, e.g. <source>.

The following table describes the structure of operand specifiers in relation to general and direct operands. The blank part of the table indicates that there are no prefixes or addressing codes for direct operands and no prefixes for constant and register general operands. All general operands must have an address code.

# Operand specifier

	prefix	address code	data part
General operands:			
1) Constant		~	constant
2) Register	:	~~~	
3) Data memory			absolute address or displacement
Direct operands:			
<ol> <li>Absolute address (program/data memory)</li> </ol>			absolute address
<ol><li>Displacement (program relative)</li></ol>			displacement
	1 or 2 bytes	2 bits or 1 byte	6 bits, 1,2,4 or 8 bytes

Figure 27. Operand specifier structures

Instruction code 1 or 2 bytes	1		If multiple operand specifier	
	Prefixes 0-2 bytes	Address code a 1-9 bytes	& data part	
		Varies from:		
		Address code 2 bits	data part 6 bits	
		to:		
		Address code 1 byte	data part 0-8 bytes	

Figure 28. Operand Specifier Layout

### 8.2.1 General operands

A general operand consists of the address code, the data part and possibly a prefix.

#### THE ADDRESS CODE

The address code is either 2 bits or 1 byte long. It indicates both the address <u>mode</u>, of which there are 10 types, and the <u>length</u> of the data part, of which there are 6. Combinations of address <u>modes</u> and data part <u>lengths</u> give 28 different address codes.

The data part length specifiers (in the ND-500 assembler notation), names and sizes are as follows (Note that :W and :F are different assembly notations for the same operand specifier format):

<b>:</b> S		short	6	bits
<b>:</b> B	-	byte	1	byte
:H	_	halfword	2	bytes
:W		word	4	bytes
:F	-	floating	4	bytes
:D		double float	8	bytes

The table below shows the 10 address modes and the 6 data part length specifiers. Legal combinations are marked with •. Post-index is abbreviated as P.I.

Address mode	Data	part	leng	th sp	ecifi	er	No	data	part
^x,data part length spec	irier	; :							
	<b>:</b> S	<b>:</b> B	<b>:</b> H	:W	:F	:D			
1. LOCAL	•	• 1	•	0					
2. LOCAL P.I.		•	9	•					
3. LOCAL INDIRECT		•	•	•					
4. LOCAL INDIRECT P.I.		•	•	•					
5. RECORD	•	•	•	•					
6. PRE-INDEXED		•	•	•					
7. ABSOLUTE				•					
8. ABSOLUTE P.I.				•					
9. CONSTANT	•	•	<b>®</b>	•	•	•			
10.REGISTER								•	
0									
Operand specifier prefix	•								
DESCRIPTOR								0	
ALTERNATIVE								0	

Figure 29. ND-500 address modes

Most address codes contain '11' in the leftmost two bits. The remaining six bits in the byte then specify the code.

However, in 3 special cases the leftmost two bits are '00', '01' or '10'. These are the <u>short</u> address codes (:S in the table) and the two bits alone indicate both length and mode. The remaining six bits are then taken as the data part, so that the complete operand specifier occupies only one byte.

### THE DATA PART

The last part of the operand specifier, the data part, may be from six bits (for short data parts) to 8 bytes (for double word data parts). The data part contains an address, a displacement or a constant. The register address mode has no data part since the register number is contained in the address code.

Addresses always occupy four bytes. Short, byte and halfword displacements are always treated as unsigned values.

The displacement unit is always bytes, except for short displacements, where the unit is words. The range for short displacement is consequently 0..63 word from the record or base registers, and the addressed data object must be located an integral number of words from the register referred.

Normally the ND-500 assembler will select the optimal displacement size. It is possible, however, to force a particular (larger) size of displacement by following the operand specifier by either :S, :B, :H, :W, :F or :D. (The last two apply to constants only.) In examples shown, a data part length specifier is used only when forcing a non-default data part length.

#### **PREFIXES**

All address codes except constant and register may include prefixes as the first 1 or 2 bytes. These are used in two special cases where the operand specifier does not point to the operand itself. Such an operand specifier may point to an array descriptor or to an operand on an alternative domain. The prefixes are then followed by the operand specifiers.

The only two prefix combination allowed is when an operand points to an array descriptor referring to an alternative domain, written as ALT(DESC( <operand> )(Rn)). Only the last data access then goes to the alternative domain; the descriptor itself is accessed in the current domain.

#### 8.2.2 Post-Index

Post-index is used in the local post-indexed, the local indirect post-indexed, absolute post-indexed and the descriptor addressing modes.

Post-indexed addressing means that the index register holds the address of the operand element relative to the start of the addressed structure. The index is signed, and is always a logical index giving the element number in the array regardless of the element size. Accessing the next element in the structure is done by incrementing the index register by one.

Hardware will multiply the logical index with a data type dependent factor, the post-index scaling factor. The result gives the physical index. The post-index scaling factor is the number of bytes used to represent the data type in question. The post-index scaling factor is 1/8 (BI), 1 (BY), 2 (H), 4 (W), 4 (F), 8 (D) and 8 (descriptor). The physical index is added to the base address of the structure in order to get the address of the operand.

# 8.3 Survey of addressing modes

The first column lists the different groups of addressing modes in the assembler notation for displacements and the name of the displacement. The second column lists the algorithm used for determining the effective address (ea) of the operand or the operand itself. The third column lists the address code. (Abbreviations are explained in Appendix C.)

Appendix ().)		Hex code	Octal code
LOCAL B. <displ> :S short displacement</displ>	ea=(B)+d*4	040H+xx	100B+xx
B. <displ> :B byte displacement</displ>	ea=(B)+d	OC1H	301B
B. <displ> :H halfword displacement</displ>		OC2H	302B
B. <displ> :W word displacement</displ>		осзн	303В
LOCAL, POST-INDEXED B. ⟨displ⟩ :B (Rn) byte displacement	ea=(B)+d+p*(Rn)	OD4H+y	324B+y
B. <displ> :H (Rn) halfword displacement</displ>		OD8H+y	330B+y
B. <displ> :W (Rn) word displacement</displ>		ODCH+y	334B+y
LOCAL INDIRECT IND (B. <displ> :B) byte displacement</displ>	ea=((B)+d)	0С5Н	305В
IND (B. <displ> :H) halfword displacement</displ>		ос6н	306B
<pre>IND (B. <displ> :W) word displacement</displ></pre>		ОС7Н	307B
LOCAL INDIRECT, POST-INDEXE IND (B. < displ>:B) (Rn) byte displacement	<u>ED</u> ea=((B)+d)+p*(Rn)	OE4H+y	344B+y
IND (B. <displ> :H) (Rn) halfword displacement</displ>		0E8H+y	350B+y
<pre>IND (B.<displ> :W) (Rn) word displacement</displ></pre>		OECH+y	354B+y

RECORD R. <displ> :S short displacement</displ>	ea=(R)+d*4	080H+xx	200B+xx
R. <displ> :B byte displacement</displ>	ea=(R)+d	ос9н	311B
R. <displ> :H halfword displacement</displ>		OCAH	312B
R. <displ> :W word displacement</displ>		ОСВН	313B
PRE-INDEXED Rn. <displ> :B byte displacement</displ>	ea=(Rn)+d	OF4H+y	364B+y
Rn. <displ> :H halfword displacement</displ>		OF8H+y	370B+y
Rn. <displ>:W word displacement</displ>		OFCH+y	374B+y
ABSOLUTE <address></address>	ea=a	ос4н	304в
ABSOLUTE, POST-INDEXED (address) (Rn)	ea=a+(Rn)*p	ОЕОН+у	340B+y
CONSTANT <pre><constant> :S short constant</constant></pre>	op=c	000H+xx	000B+xx
<pre>⟨constant⟩ :B byte constant</pre>		OCDH	315B
<pre><constant> :H halfword constant</constant></pre>		OCEH	316B
<pre><constant> :W , <constant> word constant, floating-po</constant></constant></pre>		OCFH	317B
<pre><constant> :D double floating-point cons</constant></pre>	tant	ОССН	314B
REGISTER Rn	op=(Rn)	ODOH+y	320B+y

ALT (<operand>)

```
DESCRIPTOR
                                                 OFOH+y
DESC (<descriptor>) (Rn) ea=A+p*(Rn)
                                                            360B+y
if (Rn)+1 >> descriptor.length then
  descriptor range trap condition
endif
if (Rn)+1 \gg = descriptor.length then
   1=:status.K
endif
if not descriptor range trap then
  perform addressing with Rn as post-index
   if data access then
       (Rn)+1=:Rn
   endif
endif
ALTERNATIVE
```

ос8н

310B

The address (ea) is referenced on the alternative domain. Parameter access is required on the referenced segment in the alternative domain.

# 8.4 Local addressing

Assembly		Hex	Octal
notation	Name	code	code
B. <displ></displ>	local		
B. <displ>:S</displ>	local, short displacement	040H+xx	100B+xx
B. <displ>:B</displ>	local, byte displacement	OC1H	301B
B. <displ>:H</displ>	local, halfword displacement	OC2H	302B
B. <displ>:W</displ>	local, word displacement	ОСЗН	303B
ea = $(B)+d$ ea = $(B)+d*4$	(B. <displ>:S)</displ>		

The local addressing mode is addressing relative to the base register B. This register is meant to hold the address of the beginning of the local variables of a routine, hence the name local addressing.

The effective address is calculated by adding the value of the displacement to the contents of the base register.

A short displacement part with a displacement unit of word is legal, in addition to byte, halfword and word displacement parts with the displacement stored in 1, 2, or 4 byte(s) after the address code, displacement unit byte. Displacement values are treated as unsigned.




Figure 30. Local addressing

# Example:

ea = (B)+d = 1000B+400B = 1400B

# Octal

\_\_\_\_\_

Hexadecimal

ea = (B)+d = 0200H+0100H = 0300H

# 8.5 Local, post-indexed addressing

Assembly		Hex	Octal			
notation	Name	code	code			
B. <displ>(Rn)</displ>	local, post-indexed					
B. <displ> :B (Rn)</displ>	local, post-indexed, byte displacement	OD4H+y	324B+y			
B. <displ> :H (Rn)</displ>	local, post-indexed, halfword displacement	OD8H+y	330B+y			
B. <displ> :W (Rn)</displ>	local, post-indexed, word displacement	ODCH+y	334B+y			
ea = (B)+d+p*(Rn)	ea = (B) + d + p * (Rn)					

A local post-indexed address is calculated by adding the displacement, the contents of the B register and the contents of the index register multiplied by the post-index scaling factor. See the section on post-indexing.




Figure 31. Local, post-indexed addressing

# Example:

ea = 
$$(B)+d+p*(Rn) = 10000B+170B+400B/10B = 10230B$$

# Octal

Hexadecimal

O11H BI2 :=

ODAH B.078H:H(R3) B: O1000H

O00H R3: O100H

ea = (B)+d+p\*(Rn) = 01000H+078H+0100H/08H = 01098H

# 8.6 Local indirect addressing

Assembly notation	Name	Hex code	Octal code
IND(B. <displ>)</displ>	indirect		
<pre>IND(B.<disp1>:B) IND(B.<disp1>:H)</disp1></disp1></pre>	<pre>indirect, byte displacement indirect, halfword displacement</pre>	0С5Н 0С6Н	305B 306B
<pre>IND(B.<displ>:W) ea = ((B)+d)</displ></pre>	indirect, word displacement	ос7н	307B

The value of the unsigned displacement is added to the local base register and this sum forms the address of a word which holds the address of the operand. Subroutine arguments are usually accessed by local indirect addressing.




Figure 32. Local indirect addressing

# Example:

$$ea = ((B)+d) = (400B+120B) = 1000B$$

### Octal

\_\_\_\_\_\_

Hexadecimal

ea = ((B)+d) = (0100H+050H) = 0200H

## 8.7 Local indirect, post-indexed addressing

Assembly		Hex	Octal
notation	Name	code	code
IND(B. <displ>)(Rn)</displ>	indirect, post-indexed		
IND(B. <displ>:B)(Rn)</displ>	<pre>indirect, post-indexed, byte displacement</pre>	OE4H+y	344B+y
<pre>IND(B.<displ>:H)(Rn)</displ></pre>	indirect, post-indexed, halfword displacement	OE8H+y	350B+y
<pre>IND(B.<displ>:W)(Rn)</displ></pre>	<pre>indirect, post-indexed, word displacement</pre>	OECH+y	354B+y

$$ea = ((B)+d) + p*(Rn)$$

The address is calculated by adding the unsigned displacement of the address code to the contents of the base register. This sum is interpreted as an address. The contents of the word with this address are added to the contents of the specified register multiplied by the post-index scaling factor. This sum is the address of the operand. Subroutine array arguments are usually accessed with local indirect, post-indexed addressing.




Figure 33. Local indirect, post-indexed addressing

## Example:

ea = 
$$((B)+d)+p*(Rn) = (660B)+2*150B = 2000B+320B = 2320B$$

## Octal

Hexadecimal

OOBH H4 := B: O180H O180H O180H O180H O180H O180H O180H O180H O400H O180H O180

ea = ((B)+d)+p\*(Rn) = (O1BOH)+2\*O68H = O4OOH+ODOH = O4DOH

## 8.8 Record addressing

Assembly		Hex	Octal
notation	Name	code	code
R. <displ></displ>	record		
R. <displ>:S R.<displ>:B R.<displ>:H R.<displ>:W</displ></displ></displ></displ>	record, short displacement record, byte displacement record, halfword displacement record, word displacement	080H+xx 0C9H 0CAH 0CBH	200B+xx 311B 312B 313B
ea = $(R)+d$ ea = $(R)+d*4$	(R. <displ>:S)</displ>		

The address of the operand is calculated by adding the displacement to the contents of the record register (R).




Figure 34. Record addressing

# Example:

ea = (B)+d = 1000B+400B = 1400B

Octal

Hexadecimal

O1CH	BY1 =:		
OCAH	R.0100H	R:	200Н
001Н		<b></b>	
ОООН			

ea = (B)+d = 200H+100H = 300H

## 8.9 Pre-indexed addressing

Assembly		Hex	Octal
notation	Name	code	code
Rn. <displ></displ>	pre-indexed		
Rn. <displ>:B</displ>	<pre>pre-indexed, byte displacement</pre>	OF4H+y	364B+y
Rn. <displ>:H</displ>	pre-indexed, halfword displacement	OF8H+y	370B+y
Rn. <displ>:W</displ>	<pre>pre-indexed, word displacement</pre>	OFCH+y	374B+y
ea = (Rn)+d			

The contents of the index register specified in the address code are added to the unsigned displacement of the address code. This sum is taken as the address of the operand.





Figure 35. Pre-indexed addressing

## Example:



ea = (Rn) + d = 10000B + 400B = 10400B

#### Octal

Hexadecimal

 075H
 D2 \*

 0FAH
 R3.0100H
 R3:
 01000H

 001H
 000H

ea = (Rn) + d = 01000H + 0100H = 01100H

## 8.10 Absolute addressing

Assembly notation	Name	Hex code	Octal code
<label></label>	absolute addressing	ос4н	304B
ea = a			

When the address code is equal to 304B, 0C4H, the four bytes following the address code are taken as the address of the operand.




Figure 36. Absolute addressing

# Example:

165B	D2 *
304B	2002044522B
020B	
010B	
111B	
122B	
l .	1

ea = 2002044522B

Octal

Hexadecimal

p	
075н	D2 *
ос4н	010084952Н
010H	
008н	
049н	
052Н	
	J

ea = 010084952H

# 8.11 Absolute, post-indexed addressing

Assembly		Hex	Octal
notation	Name	code	code
<label>(Rn)</label>	absolute, post-indexed	OEOH+y	340B+y

ea = a+p\*(Rn)

The four bytes following the address code are taken as the base address. An absolute, post-indexed address is then the contents of the index register multiplied by the post-index scaling factor and added to the word integer following the address code giving the effective address.




Figure 37. Absolute, post-indexed addressing

# Example:

W1 :=		
2000B(R2)	R2:	200B

ea = a+p\*(Rn) = 2000B+4\*200B = 3000B

## Octal

Hexadecimal

010	Н	W1 :=		
0E1		Oliooti (Da)	D.).	02011
	n 	0400H(R2)	R2:	080н
000	н			
000	н			
004	H			
000	H			
L				

ea = a+p\*(Rn) = 0400H+4\*080H = 0600H

# 8.12 Constant operand addressing

Assembly		Hex	Octal
notation	Name	code	code
<constant></constant>	general constant		
<pre><constant>:S <constant>:B <constant>:H <constant>:W <constant>:F <constant>:D</constant></constant></constant></constant></constant></constant></pre>	short constant byte constant halfword constant word constant floating-point constant double floating-point constant	OOOH+xx OCDH OCEH OCFH OCFH OCCH	000B+xx 315B 316B 317B 317B 314B

op = data part of operand specifier

The data to be operated on is part of the operand specifier. It resides in the program memory and cannot be modified by any instruction. The value of the operand may have a length of six bits or one, two, four or eight bytes.

Constant operands are illegal for all write instructions, e.g. store, swap, or shift instructions. They are also illegal as destination operand(s) for multi-operand instructions, and in certain special instructions like TSET and RDUS. They are also illegal as subroutine arguments, as they have no address in data memory.

Note that word and floating-point constants have the same address code.

Assembly notation		byte0	byte1	byte2	byte3	byte4
150B:B	Octal: Hex:	315B OCDH	150В 068Н			
1200000:W	Octal: Hex:	317B OCFH	000B 000H	022B 012H	117B 04FH	200В 080Н
12B:S	Octal: Hex:	012B 00AH				
6400н:н	Octal: Hex:	316B OCEH	144B 064H	000B 000H		

Table 7. Example of constants

The instruction code decides the interpretation of the operand addressed by the operand specifier. This may produce conflicts between the operand interpretation and the size of the data part of constant operands. These are solved by sign extension or data conversion if possible, done automatically by hardware. If no conversion is meaningful an illegal operand specifier trap condition occurs.

The following abbreviations are used in the table.

IOS BZ	- ILLEGAL OPERAND SPECIFIER TRAP CONDITION
BZ	- bit zero of constant is operand
SX	- sign extended (unless instruction calls for unsigned)
CF	- convert to float
CDF	- convert to double float
NC	- no conversion required
32LZ	- 32 least significant bits zero filled
<c></c>	- general operand with constant type

Instruction		Cons	tant oper	rand type	•	
operand type	<c>:S</c>	<c>:B</c>	<c>:H</c>	<c>:W</c>	<c>:F</c>	<c>:D</c>
BI BY H W F	BZ SX SX SX CF	IOS NC SX SX CF	IOS IOS NC SX CF	IOS IOS IOS NC NC	IOS IOS IOS NC NC	10S 10S 10S 10S 10S
D	CDF	CDF	CDF	32LZ	32LZ	NC

Table 8. Treatment of constants as operands

#### 8.13 Register addressing

Assemb]	ly		Hex	Octal
notatio	on	Name	code	code
Rn	(n=14)	Register	ODOH+y	320B+y

One of the registers may be the operand of an instruction. If the data type of an instruction is an integer or it does not contain a data type specification, one of the integer registers is taken as the operand. If the data type of the instruction is float or double float, one of the float or double float registers is taken as the operand.

A register operand is not legal in the argument list of a CALL or CALLG instruction, as a destination in the BMOVE instruction or as an argument to certain special instructions (such as TSET and RDUS).

#### 8.14 Alternative addressing

Assembly		Hex	Octal
notation	Name	code	code
ALT( <operand>)</operand>	alternative domain addressing	ос8н	310B

With this operand specifier prefix, it is possible to address operands on the alternative domain of the process. Parameter access to the segment on the alternative domain is required. See the memory management section for further explanation of domain, alternative domain and parameter access.

<operand> can be any operand specifier that does not contain a new ALT operand specifier prefix. If the operand specifies indirect addressing, the indirect address is taken from the current addressing domain. If the operand specifies descriptor access, the descriptor is taken from the current addressing domain. Only the last memory access which actually fetches the data goes to the alternative addressing domain.

Alternative addressing is illegal for register addressing and constant operand addressing.

## 8.15 Descriptor addressing

Assembly notation	Name	Hex code	Octal code
DESC( <operand>)(Rn)</operand>	descriptor	OFOH+y	360B+y
ea = A + p*(Rn),	A = contents of second word of	<pre><pre></pre> <pre></pre> &lt;</pre>	>

<operand> is the address of a descriptor, and it can be any operand
specifier except ALT, constant or register. <operand> may be postindexed, selecting an element in an array of descriptors, in which
case the post-index scaling factor is 8 (the size of a descriptor).
The post-index scaling factor of the descriptor addressing itself is
determined by the data type specified in the instruction code.

A descriptor comprises two words in memory accessed via a general operand. The first word contains the number of elements in a data array, the second contains the start address of the array. The operand element of the array is addressed post-indexed relative to the start address in the descriptor. Elements are indexed from zero; the legal index range is 0 to descriptor.length-1.

The hardware will report if the last element of the array is addressed by setting the K flag. If an element beyond the array is addressed the K flag is set and a descriptor range trap condition occurs.

The index register is incremented by a data access via descriptor. It is not incremented when accessing only the address of the operand (load address and call instructions).

```
if (Rn)+1 >> descriptor.length then
   descriptor range trap condition
endif
if (Rn)+1 >> = descriptor.length then
   1 =: status.K
endif
if not descriptor range trap then
        perform addressing with Rn as post-index
   if data access then
        (Rn)+1 =: Rn
   endif
endif
```

Note that an access outside the string as defined by the descriptor is carried out if the descriptor range trap is not enabled.




Figure 40. Addressing with a descriptor

# Example:

011B	H2 .:=	В:	400в
362B	DESC(B.100B)(R3)	500B:	100B
301B		504B:	2000B
100B		R3:	50B

ea= A + p\*(Rn) = (400B+100B+4) + 2\*50B = (504B) + 120B = 2120B

## Octal

\_\_\_\_\_

Hexadecimal

OODH	H2 :=	В:	0100Н
OF2H	DESC(B.040H)(R3)	014ОН:	040н
OC1H		0144н:	0400н
040н		R3:	028н

ea= A + p\*(Rn) = (0100H+040H+4)+2\*028H = (0144H)+050H = 0450H

#### 8.16 Direct operands

Direct operands are those found in the bytes immediately following the instruction code or the preceding operand specifier. There is no prefix or address code part in the operand specifier. Direct operands are in the syntax definitions in this manual. They are written using the form <<direct operand>>.

The interpretation of a direct operand depends on the instruction and applies to specific instructions only. The data part of the operand specifier is taken either as a displacement or as an absolute address. Absolute addresses may be to the program or the data area.

## 8.16.1 Displacement addressing

The ND-500 instructions LOOP, LOOPI, LOOPD, GO and IF <rel> GO have displacement (program relative) addressing. Each instruction has two instruction codes, one for the byte displacement part and one for the halfword displacement part. GO is also available with the word displacement part. The displacement is signed, and is the distance from the first byte of the current instruction to the first byte of the addressed instruction.

$$(P) + d \rightarrow (P)$$

## 8.16.2 Absolute program addressing

The instruction CALL subroutine has absolute addressing. When using CALL the address follows the instruction code in the following four bytes.

When executing CALLG the address is accessed via a general operand, not a direct operand. Complete information is given in the description of the CALLG instruction.

#### 8.16.3 Absolute data addressing

The INIT and ENTM instructions are followed by the absolute address of the bottom of the new stack. The ENTF and ENTFN instructions are followed by the address of the local data area.

# CHAPTER 9

THE ND-500 INSTRUCTION SET

4 11 2 2 4 2 2

238 ROSPONINISSIO INSE-DA 1999

## 9 THE ND-500 INSTRUCTION SET

The ND-500 instruction set has a variable length instruction format, the length determined by the type of instruction and the operands used. The shortest instructions are one byte long, the longest may be several thousand bytes long.

Each instruction consists of an instruction code and zero or more operand specifiers. The general instruction format is shown in the figure below:

Instruction Code	Operand Specifier	Operand Specifier	Operand Specifier	•••	
1 or 2 bytes	Zero or more	operand spec	cifiers, each	1 to 9 by	tes

Figure 41. Instruction Format

The following chapters describe each instruction code in detail. Operand specifiers are described in the previous chapter.

The term instruction code is used to indicate both the octal or hexadecimal value and the assembly notation. The octal or hexadecimal value of an instruction code is a numeric representation of the bit pattern inside the computer. The assembly notation is used by the assembler programmer to symbolically represent the binary code.

An instruction code specifies the operation to be performed and the data types of the operands. It may consist of one or two bytes. One byte instruction codes are used for the operations most frequently generated by compilers.

In many ND-500 instructions one of the general registers or one of the floating-point registers is used as an argument or result. The two lower bits of the instruction code then specifiy the register number, meaning a floating-point or double-precision floating-point register (Fn or Dn) when the data type is floating or double floating, and the general register (Rn) when the data type is integer.




Figure 42. Instruction Code Formats

All the upper 4 bits of a long (two byte) instruction code are set, which means that such codes are in the range 170000B to 177777B, 0F000H to 0FFFFH.

The instruction set is described using the syntax explained below. Optional syntax elements enclosed are in brackets, []. Brackets followed by an "n" mean that more than one occurrence of an optional syntax element may be specified. The sign ::= means "is defined as".

```
instruction format
                        ::= [[datatype specifier][ register number]]
                            instruction code name
                            [operand specifier][ operand specifier] n
t = data type specifier ::= BI, BY, H, W, F, D
                            t is a subset of the data type specifiers
                        ::= 1,2,3,4
n = register number
instruction code name
                        ::= text or character string
operand specifier
                        ::= \( general operand \) \( \lambda \)
  <general operand>
                          the operand is accessed via
                          a general addressing mode
  <<direct operand>>
                          the operand is found in the bytes
                          immediately following the instruction
                          code or the preceding operand specifier
```

When describing the operand, the description string is divided in three or four parts, as follows:

operand ::= operand name/access code/datatype /pointer register

Operand name is a character string used as a descriptive term. For example, the load instruction format uses the term (source) as the operand name; the store instruction format uses (dest) as the destination operand name.

The access code may have the following abbreviations:

r - read access
w - write access

rw - read and write access

rwl - read, write and locked swap access

aa - address access

s - special, explained explicitly in the instruction descriptions

Locked swap access applies to the TSET instruction only.

Address access (aa) together with descriptor addressing will not cause the index register to be incremented. If the access code is read (r) or write (w), the index register will be incremented.

The pointer register applies to string instruction descriptions only.

#### ACTUAL OPERAND VALUE

The actual operand value used may be the value found in the instruction or the value found at the address specified by the instruction, determined by the addressing mode. In the descriptions of the operation performed in the following chapters, dereferencing of source operands is implicit if the operand is an address. For example,

tn ADD3  $\langle a/r/t \rangle$ ,  $\langle br/t \rangle$ ,  $\langle c/w/t \rangle$ 

Operation:  $\langle a \rangle + \langle b \rangle - \rangle \langle c \rangle$ 

In the instruction

W3 ADD3 SOU, 5, DES

SOU is an address (a label); the value found at this <u>address</u> is the  $\langle a \rangle$  operand value. The  $\langle b \rangle$  operand is the <u>value</u> 5 rather than the value found at address 5; the operand specifier is CONSTANT type. DES is the address of the  $\langle c \rangle$  operand.

If the actual source operand value is the address, rather than the value found at that address, the description of the operation indicates this by the notation addr(<operand>). Take, for example, the LADDR instruction:

tn LADDR coperand/aa/t>

Operation: addr(<operand>) -> Rn

## DATA STATUS BITS

Data status bits not mentioned in the instruction description are always  $\underline{\text{cleared}}$  after the instruction has been executed. If the status bit is conditionally set a TRUE condition causes the bit to be set (1), a FALSE condition causes it to be reset (0).

Before going on to the instruction set, an example will be explained:

## Example:

Load bit register number 2 with the bit number found in R3 from the bit array BITA. BITA is displaced 078H, or 170B, bytes from the base address of the local data area. The size of the displacement part is forced to half word.

Assembly code notation: BI2 := B.BITA(R3) : H

#### Description:

The instruction code for loading bit register 2 is 0FC05H, or 176005B, written as 374B,005B when treated as two octal bytes.

B.BITA(R3) is the local post-indexed addressing mode, address code ODAH, or 332B.

The :H length specifier tells the assembler to store the displacement in halfword format. Normally the assembler should be allowed to select the storage format, in order to achieve optimal program encoding. In this example the assembler would have stored the displacement in byte format if :H had been omitted.

The address of the byte containing the bit in question is calculated as follows (See figure on the next page):

$$ea = (B) + d + p * (Rn)$$

Octal: 10000B + 170B + INT(403B/10B) = 10230B

Hex: 01000H + 078H + INT(0103H/08H) = 01098H

Post indexing always counts the data elements from the left, consequently the bit number within the addressed byte is

bn = 7 - REM(403B/10B) = 7 - REM(0103H/08H) = 7 - 3 = 4

Program memory			Da	ata memo	ry
₽	374B 005B 332B 000B 170B	150300В	B  displacement  p * Rn  effective	000B 000B	10000B 10170B 10230B
	•	150305B	address	•	102502
ŀ		l	Registers	1 -	<b>l</b>
P: B: R2: R3:	1	50300B L0000B 70140B 403B	_	50305B 10000B 1 403B	
F	Before e	execution	After e	execution	n
Octal  Hexadecin	nal				
Progr	ram memo	ory	Da	ata memo:	ry
P	OFCH OO5H ODAH	ОДОСОН	B → displacement	000H	01000Н
	000H 078H •	ОДОС5Н	p * Rn effective → address	010H	01098н
			Registers		
P : B : R2: R3:		ОDОСОН 0100ОН 3F06ОН 103Н		0D0C5H 01000H 1 103H	

After execution

Before execution

# CHAPTER 10

DATA TRANSFER AND LOGICAL INSTRUCTIONS

DE BRYTANO

MEN TRANSPORT AND LOUISML THURSDAY ASM

## 10 DATA TRANSFER AND LOGICAL INSTRUCTIONS

## 10.1 Load

Format:  $tn := \langle source/r/t \rangle$ 

Assembly notation	Name	Hex code	Octal code
BIn := BYn := Hn := Wn := Fn := Dn :=	load bit load byte load halfword load word load float load double float	OFCO4H+(n-1) OO4H+(n-1) OO8H+(n-1) OOCH+(n-1) O1OH+(n-1) O14H+(n-1)	176004B+(n-1) 004B+(n-1) 010B+(n-1) 014B+(n-1) 020B+(n-1) 024B+(n-1)

Operation: <source> -> Rn

#### Description:

The value of the operand (source) is loaded into the register specified in the instruction code. When the data type is BI, BY, H or W, one of the I registers is loaded. The value is right justified in the register, the least significant bit of the operand goes in the least significant bit of the register. With BI, BY, or H as data type, the rest of the register is zero filled. One of the floating point registers is loaded when the data type is F or D.

Trap conditions: Addressing traps

## Data status bits:

<source> = 0 -> Z
<source>.signbit -> S

## Example:

Load local halfword variable MEMBERS into R3

H3 := B.MEMBERS

## 10.2 Load local base register

Format: B := \( \source/r/W \rangle \)

Assembly notation	Name	Hex code	Octal code
B :=	load base register	огсо8н	176010B

Operation: <source> -> B

## Description:

The contents of \source\ are loaded into the local base register.

Trap conditions: Addressing traps

## Data status bits:

$$\langle \text{source} \rangle = 0$$
 -> Z  $\langle \text{source} \rangle$ .signbit -> S

## Example:

Load the word variable GLOBBASE into B

B := GLOBBASE

# 10.3 Load record register

Format:

R := \source/r/W>

Assembly notation	Name	Hex code	Octal code
R :=	load record register	018н	030B

Operation: <source> -> R

## Description:

The contents of <source> is loaded into the record base register.

Trap conditions: Addressing traps

#### Data status bits:

$$\langle \text{source} \rangle = 0$$
 -> Z  $\langle \text{source} \rangle$ .signbit -> S

## Example:

Load R with the base of the R2nd element of the word array RECPTRS

R := RECPTRS(R2)

## 10.4 Store

Format: tn =:	<dest t="" w=""></dest>
---------------	-------------------------

Assembly notation	Name	Hex code	Octal code
BIn =: BYn =: Hn =: Wn =: Fn =: Dn =:	store bit store byte store halfword store word store float store double float	OFCOCH+(n-1) O1CH+(n-1) OFC1OH+(n-1) O2OH+(n-1) O24H+(n-1) O28H+(n-1)	176014B+(n-1) 034B+(n-1) 176020B+(n-1) 040B+(n-1) 044B+(n-1) 050B+(n-1)

## Operation:

```
Rn -> <dest>
datatype dependent part of register -> <dest>
```

## Description:

The datatype-dependent part of the contents of the specified register is stored in the memory location or register specified in the operand specifier. The datatype-dependent part of the register is the least significant bits of the register needed to represent the data type in question. Constant operands are illegal. The source register is unaffected.

If the destination is a register, the instruction has the same effect as a load destination register. If the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

#### Data status bits:

```
datatype-dependent part of register = 0 -> Z datatype-dependent part of register.signbit -> S
```

#### Example:

Store byte in R4 into the 6th byte of the record pointed to by R, forcing word displacement part

BY4 =: R.6:W

## 10.5 Store local base register

Format:

B =: <operand/w/W>

Assembly . Hex Octal notation Name code code

B =:

store local base register

OFCOAH 176012B

Operation:

B -> operand>

#### Description:

The contents of the local base register are stored in the <operand>.

Trap conditions: Addressing traps

#### Data status bits:

B register = 0 -> Z B register.signbit -> S

## Example:

Store B in local variable CURRB indexed by R1

B =: B.CURRB(I1)

## 10.6 Store record register

Format:

R =: coperand/w/W>

Assembly Hex Octal notation Name code code

R =:

store record register

OFCO9H 176011B

Operation:

R -> <operand>

# Description:

The contents of the record register are stored in the <operand>.

Trap conditions: Addressing traps

#### Data status bits:

R register = 0 -> Z R register.signbit -> S

#### Example:

Store R in register R2

R = : R2

#### 10.7 Move

Format:

t MOVE <source/r/t>, <dest/w/t>

	embly ation	Name	Hex code	Octal code
BI BY H	MOVE MOVE	move bit move byte move halfword	OFCOBH 019H OFC14H	176013B 031B 176024B
W F	MOVE MOVE	move word move float	01AH 01BH	032B 033B
D	MOVE	move double float	O2CH	054B

Operation: <source> -> <dest>

#### Description:

The number of bits needed to represent the data type are moved from source to destination. The source is unaffected, and a constant destination operand is illegal.

Trap conditions: Addressing traps

#### Data status bits:

 $\langle source \rangle = 0$   $\rightarrow Z$ ⟨source⟩.signbit -> S

#### Example:

Move the double precision value in GLOBAL to local variable LOCAL

D MOVE GLOBAL, B.LOCAL

# 10.8 Swap

Format:	t	SWAP	$\langle op1/rw/t \rangle$ , $\langle op2/rw/t \rangle$
---------	---	------	---

	embly ation	Name	Hex code	Octal code
BI	SWAP	hit gran	OFCBDH	176275B
		bit swap		
BY	SWAP	byte swap	OFCBEH	176276B
Н	SWAP	halfword swap	OFCBFH	176277В
W	SWAP	word swap	052H	122B
F	SWAP	float swap	OFCDCH	176334B
D	SWAP	double float swap	OFCDDH	176335B

Operation: <op1> :=: <op2>

#### Description:

The contents of the first operand are stored in the second, and the original contents of the second operand are stored in the first. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps

#### Data status bits:

original contents of  $\langle op1 \rangle = 0$  -> Z original contents of  $\langle op1 \rangle$ .signbit -> S

## Example:

Exchange contents of word variables EAST and WEST

W SWAP EAST, WEST

## 10.9 Compare

Format:

	mbly tion	Name	Hex code	Octal code
BIn BYn Hn Wn Fn Dn	COMP COMP COMP COMP COMP	register bit compare register byte compare register halfword compare register word compare register float compare register double float compare	OFC18H+(n-1) O3OH+(n-1) OFC1CH+(n-1) O34H+(n-1) O38H+(n-1) O3CH+(n-1)	176030B+(n-1) 060B+(n-1) 176034B+(n-1) 064B+(n-1) 070B+(n-1) 074B+(n-1)

Operation:

Rn - <

#### Description:

The instruction subtracts the operand from the contents of the specified register. The result of the subtraction is not saved, but rather compared to zero, and this result is saved in the data status bits. The instruction is a true comparison, hence the sign bit is changed in case of integer overflow.

Trap conditions: Addressing traps, Floating Overflow, Floating Underflow

#### Data status bits:

result = 0	->	Z
result.signbit XOR Overflow	->	S
carry from most significant bit	->	C
floating underflow	->	FU
floating overflow	->	FO

#### Example:

Compare bit zero in R1 with one

BI1 COMP 1

# 10.10 Compare two operands

Format:

t COMP2  $\langle op1/r/t \rangle$ ,  $\langle op2/r/t \rangle$ 

Assembly notation	Name	Hex code	Octal code
BI COMP2 BY COMP2 H COMP2 W COMP2 F COMP2 D COMP2	bit compare byte compare halfword compare word compare float compare double float compare	OFC15H O2DH OFC16H O2EH O2FH O4OH	176025B 055B 176026B 056B 057B 100B

## Description:

The instruction subtracts the second operand from the first. The result sets the data status bits accordingly, but the result is otherwise discarded.

Trap conditions: Addressing traps, Floating Underflow, Floating

Overflow

## Data status bits:

result = 0	->	Z
result.signbit XOR Overflow	->	S
carry from most significant bit	->	C
floating underflow	->	FU
floating overflow	->	FO

## Example:

Compare record variable floating point DELTA with 0.005

F COMP2 R.DELTA, 0.005

# 10.11 Test against zero

Format:

t TEST coperand/r/t>

Assembly notation	Name	Hex code	Octal code
BI TEST BY TEST H TEST W TEST F TEST D TEST	bit test against zero byte test against zero halfword test against zero word test against zero float test against zero double test against zero	041H 042H 043H 044H 045H 046H	101B 102B 103B 104B 105B 106B

Operation: operand> - 0

## Description:

This instruction is similar to comparing two operands, except that the second operand is implicitly zero.

Trap conditions: Addressing traps

## Data status bits:

```
result = 0
                             -> Z
result.signbit XOR Overflow -> S
1
                             -> C (integer)
```

## Example:

Test if local byte variable COUNTER has reached zero

BY TEST B.COUNTER

## 10.12 Negate

Format:

tn NEG

	embly ation	Name	Hex code	Octal code
D17.	NEC		ommoOrr ( 4)	4550405 ( 4)
BYn	NEG	byte register negate	OFEO8H+(n-1)	177010B+(n-1)
Hn	NEG	halfword register negate	OFEOCH+(n-1)	177014B+(n-1)
Wn	NEG	word register negate	090H+(n-1)	220B+(n-1)
Fn	NEG	float register negate	094H + (n-1)	224B+(n-1)
Dn	NEG	double float register negate	094H + (n-1)	224B+(n-1)

Operation: -Rn -> Rn

#### Description:

The contents of the specified register are negated. An integer value is negated by taking the two's complement of its value. A floating point value is negated by inverting its sign bit. Byte and halfword negate will clear the upper part of the register.

Integer overflow occurs if and only if the greatest negative integer is negated. Carry is zero except when integer zero is negated.

Trap conditions: Integer Overflow

#### Data status bits:

negated register = 0 -> Z negated register.signbit -> S -> C overflow **->** 0

#### Example:

Negate double precision register D3

D3 NEG

# 10.13 Invert

Format:

tn INV

Assem	•		Hex	Octal
notat		Name	code	code
BIn BYn Hn Wn	INV INV INV	bit invert register byte invert register halfword invert register word invert register	OFE10H+(n-1) OFE14H+(n-1) OFE18H+(n-1) O98H+(n-1)	177020B+(n-1) 177024B+(n-1) 177030B+(n-1) 230B+(n-1)

Operation: One's complement of Rn -> Rn

# Description:

The one's complement of the contents of the specified register is calculated and stored in the same register. When the datatype is BI, BY, or H only the lower part of the register is complemented and the rest of the register is cleared.

Trap conditions: None

#### Data status bits:

result =  $0 \rightarrow Z$ result.signbit →> S

# Example:

Invert the lowermost bit of R4 and clear the upper 31 bits

BI4 INV

# 10.14 Invert with carry add

Format:

Wn INVC

Assembly notation	Name	Hex code	Octal code
Wn INVC	word invert register w/carry	OFF10H+(n-1)	177420B+(n-1)

Operation:

One's complement of Rn + C -> Rn

#### Description:

The one's complement of the contents of the specified word register is calculated. The carry is added and the result is loaded into the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Integer Overflow

#### Data status bits:

result = 0 -> Z result.signbit -> S carry -> C overflow -> 0

## Example:

Invert W2 and add carry

W2 INVC

## 10.15 Absolute value

Format: tn	ABS
------------	-----

Assembly notation	Name	Hex code	Octal code
BYn ABS	byte absolute value halfword absolute value word absolute value float absolute value double float absolute value	OFFOOH+(n-1)	177400B+(n-1)
Hn ABS		OFFO4H+(n-1)	177404B+(n-1)
Wn ABS		OFFO8H+(n-1)	177410B+(n-1)
Fn ABS		OFFOCH+(n-1)	177414B+(n-1)
Dn ABS		OFFOCH+(n-1)	177414B+(n-1)

Operation: Absolute value of Rn -> Rn

#### Description:

The absolute value of the contents of the specified register is calculated and stored in the same register. When the datatype is either BY or H, the result is stored in the least significant bits and the rest of the register is cleared. Overflow occurs if and only if the greatest negative integer is negated.

Trap conditions: Integer Overflow

#### Data status bits:

```
result = 0 \rightarrow Z

0 \rightarrow S

overflow \rightarrow 0 (integer)
```

## Example:

Take the absolute value of double precision register D1

D1 ABS

# 10.16 Clear register

Format:

tn CLR

Asse nota	•	Name	Hex code	Octal code
BIn	CLR	bit register clear	084H+(n-1)	204B+(n-1)
BYn	CLR	byte register clear	084H + (n-1)	204B+(n-1)
Hn	CLR	halfword register clear	084H+(n-1)	204B+(n-1)
Wn	CLR	word register clear	084H + (n-1)	204B+(n-1)
Fn	CLR	float register clear	088H+(n-1)	210B+(n-1)
Dn	CLR	double float register clear	08CH + (n-1)	214B+(n-1)

Operation: 0 -> Rn

# Description:

The register is set to all zeroes. For all integer data types, the entire register is cleared.

Trap conditions: None

Data status bits: 1 -> Z

## Example:

Clear double register D3

D3 CLR

# 10.17 Store zero

Format:

t STZ coperand/w/t>

	embly ation	Name	Hex code	Octal code
BI BY H W F	STZ STZ STZ STZ STZ	bit store zero byte store zero halfword store zero word store zero float store zero	ОFC85Н О48Н О49Н О4АН О4ВН	176205B 110B 111B 112B 113B
D	STZ	double float store zero	O4CH	<b>1</b> 14B

Operation: 0 -> operand>

# Description:

The contents of the destination operand are replaced by zero.

Trap conditions: Addressing traps

Data status bits: 1 -> Z

## Example:

Clear the byte FLAGS

BY STZ FLAGS

# 10.18 Set to one

Format:

	embly ation	Name	Hex code	Octal code
BI BY H W F	SET1 SET1 SET1 SET1 SET1 SET1	bit set to one byte set to one halfword set to one word set to one float set to one double float set to one	OFC86H OFC87H OFC88H O4DH O47H OFC89H	176206B 176207B 176210B 115B 107B 176211B

Operation: 1 -> operand>

## Description:

The contents of the destination operand are replaced by one.

Trap conditions: Addressing traps

Data status bits: All cleared

# Example:

Set float argument START to one

F SET1 IND(B.START)

# 10.19 Increment

Format:	t	INCR	<pre><operand <="" pre=""></operand></pre>	rw/t>
---------	---	------	--	-------

Assembly notation		Name	Hex code	Octal code
BY	INCR	byte increment halfword increment word increment float increment double float increment	OFC8AH	176212B
H	INCR		O4EH	116B
W	INCR		O4FH	117B
F	INCR		O5OH	120B
D	INCR		OFC8BH	176213B

Operation: operand> + 1 ->

## Description:

The <operand> is incremented by one. The Carry bit is set if a carry occurs from the sign bit position of the adder, otherwise it is reset. Carry will occur when and only when integer -1 is incremented.

Trap conditions: Addressing traps, Integer Overflow

#### Data status bits:

# Example:

Increment the halfword record variable LOOPER and force displacement part to halfword

H INCR R.LOOPER:H

## 10.20 Decrement

Format:

t DECR coperand/rw/t>

	embly ation	Name	Hex code	Octal code
BY	DECR	byte decrement halfword decrement word decrement float decrement double float decrement	огс86н	176214B
H	DECR		огс87н	176215B
W	DECR		о51н	121B
F	DECR		огс88н	176216B
D	DECR		огс89н	176217B

## Description:

The operand> is decremented by one.

Trap conditions: Addressing traps, Integer Overflow

#### Data status bits:

difference = 0	->	Z
difference.signbit	->	S
overflow	->	0
carry from most significant bit	->	С

# Example:

Decrement the halfword record variable STEP on the alternative domain H DECR ALT(R.STEP)

#### 10.21 And

Format:

tn AND coperand/r/t>

Assembly notation		Name	Hex code	Octal code
BIn	AND	bit 'and' register	OFDCCH+(n-1)	176714B+(n-1)
BYn	AND	byte 'and' register	OFC9OH+(n-1)	176220B+(n-1)
Hn	AND	halfword 'and' register	OFC94H+(n-1)	176224B+(n-1)
Wn	AND	word 'and' register	OE4H+(n-1)	344B+(n-1)

Operation:

## Description:

A bitwise AND is performed between the contents of the specified register and the coperand and the result is stored in the register
.When the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

#### Data status bits:

result = 0 -> Z result.signbit -> S

#### Example:

AND operation between R2 and the R3rd element of the array described by the R1st array descriptor in the local array MASKS

W2 AND DESC(B.MASKS(R1))(R3)

## 10.22 <u>Or</u>

Format:

tn OR <operand/r/t>

Assem notat	•	Name	Hex code	Octal code
BIn BYn Hn Wn	OR OR OR	<pre>bit 'or' register byte 'or' register halfword 'or' register word 'or' register</pre>	OFDF8H+(n-1) OFC98H+(n-1) OFC9CH+(n-1) OAOH+(n-1)	176770B+(n-1) 176230B+(n-1) 176234B+(n-1) 240B+(n-1)

## Description:

A bitwise OR is performed between the contents of the specified register and the operand> and the result is stored in the register. When the data type is BI, BY, or H, the upper part of the register is zero filled .

Trap conditions: Addressing traps

# Data status bits:

result = 0 -> Z result.signbit -> S

#### Example:

OR byte register R1 with 111 octal

BY1 OR 111B

## 10.23 Exclusive or

Format:

tn XOR toperand/r/t>

Assem notat	•	Name	Hex code	Octal code
BIn	XOR	bit 'xor' register	OFDCCH+(n-1)	176714B+(n-1)
BYn	XOR	byte 'xor' register	OFCAOH+(n-1)	176240B+(n-1)
Hn	XOR	halfword 'xor' register	OFCA4H+(n-1)	176244B+(n-1)
Wn	XOR	word 'xor' register	OA4H+(n-1)	244B+(n-1)

#### Description:

A bitwise exclusive OR is performed between the contents of the specified register and the operand> and the result is stored in the register. When the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

#### Data status bits:

result =  $0 \rightarrow Z$ result.signbit -> S

## Example:

Flip bits 0, 4, 8 and 12 of halfword register R4

H4 XOR 01111H

# 10.24 Logical shift

Format: t SHL  $\langle operand/rw/t \rangle$ ,  $\langle shiftcount/r/BY \rangle$ 

	embly ation	Name	Hex code	Octal code
BY H W	SHL SHL SHL	byte shift logically halfword shift logically word shift logically	OFCA9H	176250B 176251B 176252B

Operation: logically shifted operand> ->

## Description:

A logical shift is performed on the byte, halfword or word operand . <shiftcount is interpreted as a signed byte .Positive <shiftcount implies left shift, negative <shiftcount implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, Illegal Operand Value

#### Data status bits:

shifted operand = 0 -> Z
shifted operand.signbit -> S

#### Example:

Shift local word COUNT TWOFACTORS places

W SHL B.COUNT, TWOFACTORS

#### 10.25 Arithmetical shift

	embly ation	Name	Hex code	Octal code
BY H W	SHA SHA SHA	byte shift arithmetically halfword shift arithmetically word shift arithmetically	OFCACH	176253B 176254B 176255B

Operation: arithmetically shifted operand> -> operand>

#### Description:

An arithmetic shift is performed on the byte, halfword or word operand. <shiftcount> is interpreted as a signed byte. Positive <shiftcount> implies left shift, negative <shiftcount> implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, Illegal Operand Value

#### Data status bits:

shifted operand = 0 -> Z shifted operand.signbit -> S

#### Example:

Shift byte register R4 two places to the right

BY SHA R4, -2

## 10.26 Rotational shift

Format:

t SHR SHR operand/rw/t>,<shiftcount/r/BY>

	embly ation	Name	Hex code	Octal code
BY H W	SHR SHR SHR	byte shift rotationally halfword shift rotationally word shift rotationally	OFCAFH	176256B 176257B 176260B

Operation: rotationally shifted <operand> -> <operand>

## Description:

A rotational shift is performed on the byte, halfword or word operand. <shiftcount> is interpreted as a signed byte. Positive <shiftcount> implies left shift, negative (shiftcount) implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, Illegal Operand Value

## Data status bits:

shifted operand =  $0 \rightarrow Z$ shifted operand.signbit -> S

## Example:

Exchange nibbles (4 bit groups) of variable pointed at by R4 BY SHR R4.0, 4

## 10.27 <u>Get bit</u>

Format:

Asse	mbly	Name	Hex	Octal
nota	tion		code	code
BYn	GETBI	byte get bit	OFCB8H+(n-1)	176264B+(n-1)
Hn	GETBI	halfword get bit		176270B+(n-1)
Wn	GETBI	word get bit		176720B+(n-1)

Operation: bit <bit No.> of <operand> -> bit O of Rn

## Description:

Bit zero of the specified register is loaded with bit <bit No.> of a BY, H, or W (operand). A (bit No.) greater than or equal to the number of bits of the data type or a negative <br/> <br/>bit No.> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: transferred bit = 0 -> Z

#### Example:

Load R1 with the BITNO bit of word variable STATUS

W1 GETBI STATUS, BITNO

## 10.28 Put bit

Format: tn PUTBI coperand/w/t>,<bit no/r/BY>

Asse nota	•	Name	Hex code	Octal code
BYn Hn Wn	PUTBI PUTBI PUTBI	byte put bit halfword put bit word put bit	OFDD8H+(n-1)	176724B+(n-1) 176730B+(n-1) 176734B+(n-1)

Operation: bit 0 of Rn -> bit <bit No.> of <operand>

#### Description:

Bit zero of the specified register is stored in bit <bit No.> of a BY, H, or W operand>. The upper bits of the operand> are unaffected,
even when the destination is a word register. A <bit No.> greater than
or equal to the number of bits of the data type or a negative <bit
No.> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: transferred bit = 0 -> Z

# Example:

Store bit zero of R4 in bit 4 of local byte variable FLAGS BY4 PUTBI B.FLAGS, 4

## 10.29 Clear bit

Format: t CLEBI coperand/w/t>,<bit No./r/BY>

	mbly tion	Name	Hex code	Octal code
BY	CLEBI	byte clear bit	OFE7EH	177175B
H	CLEBI	halfword clear bit		177176B
W	CLEBI	word clear bit		177177B

Operation: 0 -> bit <bit No.> of <operand>

## Description:

The specified bit of a BY, H, or W operand is cleared. A <bit No.>
greater than or equal to the number of bits of the data type or a
negative <bit No.> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: 1 -> Z

#### Example:

Clear bit N of word register R1

W CLEBI R1, N

## 10.30 Set bit

	embly ition	Name	Hex code	Octal code
BY	SETBI	byte set bit	OFE81H	176200B
H	SETBI	halfword set bit		176201B
W	SETBI	word set bit		176202B

Operation: 1 -> bit <bit No.> of <operand>

#### Description:

The specified bit of a BY, H, or W operand is set. A <bit No.>
greater than or equal to the number of bits of the data type or a
negative <bit No.> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: All cleared

## Example:

Set bit FAILURE in word argument EXCEPTIONS on the alternative domain W SETBI ALT(IND(B.EXCEPTIONS)), FAILURE

#### 10.31 Get bit field

Format:	tn	GETBF	<pre><operand r="" t="">,</operand></pre>	<bit th="" €<=""><th>No./r/BY&gt;, <field< th=""></field<></th></bit>	No./r/BY>, <field< th=""></field<>
ciao/n/BV\					

Size/r/BY>

Assembly notation	Name	Hex code	Octal code
BYn GETBF	byte get bit field	OFDE4H+(n-1)	176740B+(n-1)
Hn GETBF	halfword get bit field		176744B+(n-1)
Wn GETBF	word get bit field		176750B+(n-1)

Operation: specified bit field -> Rn

#### Description:

Bit 0 to (field size) - 1 of the specified register is loaded with the specified bit field. In the <operand>, the bit field is composed of the (bit No.) bit and as many higher numbered bits as necessary to obtain a field size of <field size> bits. (See the section on data types in memory for an explanation of bit numbers within data types.) <field size> are interpreted as signed byte integers.

An illegal operand value trap condition is caused if <bit No.> is negative, if (field size) is zero or negative, or if (bit No. > or (bit No.> + <field size> is greater than the number of bits in the data type.

The upper bits of the register are zero filled.

Trap conditions: Addressing traps, Illegal Operand Value

## Data status bits:

```
bit field = 0
bit field.leftmost bit -> S
```

#### Example:

Load R2 with a field consisting of bits 11 to 18 of the word variable 16 bytes away from the current R register

W2 GETBF R.16, 11, 8

#### 10.32 Put bit field

Format: tn PUTBF coperand/w/t>, <bit no/r/BY>, <field</pre>

size/r/BY>

Asse nota	v	Name	Hex code	Octal code
BYn	PUTBF	byte put bit field	OFDECH+(n-1)	176754B+(n-1)
Hn	PUTBF	halfword put bit field	OFDFOH+(n-1)	176760B+(n-1)
Wn	PUTBF	word put bit field	OFDF4H+(n-1)	176764B+(n-1)

Operation: Rn -> specified bit field

#### Description:

The contents of bit 0 to <field size> - 1 of the specified register are stored in the specified bit field of the operand. In the <operand>, the bit field is composed of the <bit No.> bit and as many higher numbered bits as necessary to obtain a field size of <field size> bits. (See the section on data types in memory for an explanation of bit numbers within data types.) The <operand> may have BY, H, or W as the data type. <bit No.> and <field size> are interpreted as signed byte integers.

An illegal operand value trap condition is caused if  $\langle$ bit No. $\rangle$  is negative, if  $\langle$ field size $\rangle$  is zero or negative, or if  $\langle$ bit No. $\rangle$  or  $\langle$ bit No. $\rangle$  +  $\langle$ field size $\rangle$  is greater than the number of bits in the data type.

Trap conditions: Addressing traps, Illegal Operand Value

#### Data status bits:

bit field = 0 -> Z bit field.leftmost bit -> S

#### Example:

Put the 8 lower bits of R2 into the the record variable FLAGSET from bit ERRFLAGS and up

W2 PUTBF R.FLAGSET, ERRFLAGS, 8

#### 10.33 Floating point remainder

Format:	tn REM $\langle x/r/t \rangle$ , $\langle y/r/t \rangle$ , $\langle q/w/t \rangle$			
Assembly notation	Name	Hex code	Octal code	
Fn REM Dn REM	float divide with remainder double float divide with remainder		177130B+(n-1) 177134B+(n-1)	

### Operation:

```
remainder of \langle x \rangle / \langle y \rangle in float format \rightarrow Rn integer part of \langle x \rangle / \langle y \rangle in float format \rightarrow \langle q \rangle
```

#### Description:

The value of the  $\langle x \rangle$  operand is divided by the value of the  $\langle y \rangle$  operand and the integer part of the quotient in float format stored in  $\langle q \rangle$ . The remainder of the quotient in float format is loaded into the specified register.

Trap conditions: Addressing traps, Floating Overflow, Floating Underflow, Divide by Zero

#### Data status bits:

```
remainder = 0 \rightarrow Z
remainder.signbit \rightarrow S
floating underflow \rightarrow FU
floating overflow \rightarrow FO
\langle y \rangle = 0 \rightarrow DZ
```

### Example:

Divide record variables EXPENSES with AMOUNT giving UNITCOST and a remainder in F2

F2 REM R.EXPENSES, R.AMOUNT, R.UNITCOST

# 10.34 Integer part

Format:

tn INT  $\langle x/r/t \rangle$ 

	embly ation	Name	Hex code	Octal code
Fn	INT	float integer part		177140B+(n-1)
Dn	INT	double float integer part		177144B+(n-1)

Operation:

truncated integer part of <x> in float format -> Rn

## Description:

The truncated integer part of the  $\langle x \rangle$  operand is calculated and loaded into the specified floating register in float format. No rounding is performed.

Trap conditions: Addressing traps

## Data status bits:

result = 0 -> Z result.signbit -> S

# Example:

Load F4 with the integer part of EXACT

F4 INT EXACT

# 10.35 Integer part with rounding

Format:

tn INTR  $\langle x/r/t \rangle$ 

	embly ation	Name	Hex code	Octal code
Fn	INTR	float integer part	OFE68H+(n-1)	177150B+(n-1)
Dn	INTR	with rounding double float integer part with rounding	OFE6CH+(n-1)	177154B+(n-1)

Operation: rounded integer part of  $\langle x \rangle$  in float format  $\rightarrow Rn$ 

# Description:

The rounded integer part of the  $\langle x \rangle$  operand is calculated and 1

## 10.36 AMODB - Integer modulo ('87 extension)

Assembly notation	Name	Hex code	Octal code
BYn AMODB :	byte integer modulo halfword integer modulo word integer modulo	FFBCH	177674B+n-1
Hn AMODB :		FFCOH	177700B+n-1
Wn AMODB :		FFC4H	177704B+n-1

#### Operation:

```
<operand1> - (<operand1> div <operand2>) * <operand2> -> Res
if
  res = 0 then 0 -> result
elseif
  sign(res) >< sign(<operand2>) then res+<operand2> -> result
else
  res -> result
endif
```

#### Description:

The specified register is loaded corresponding to the SIMULA IMOD definition. The function applies to integer operands only.

Trap Condition: Divide by zero

## Data Status Bits:

```
result = 0 \rightarrow Z result.signbit \rightarrow S
```

## 10.37 ENTIER - SIMULA Entier function ('87 extension)

Format: t ENTIER <source/r/t1>, <destination/w/w>

Assembly	•	Hex	Octal
notation	Name	code	code
F ENTIER	float entier	FDC7H	176707В
D ENTIER	double float entier	FDC8H	176710B

## Operation:

```
if int(source) > source then
   int(source) - 1 -> destination
else
   int(source) -> destination
endif
```

## Description:

The function calculates the integer part of the source in accordance to the SIMULA Entier definition and stores it as a 32 bit integer in the destination.

#### Data Status Bits:

```
result = 0 \rightarrow Z 
 \ result \ .signbit \rightarrow S 
 integer overflow \rightarrow 0
```

# CHAPTER 11

# ARITHMETICAL INSTRUCTIONS

OF REPARTS

a kurania akangan - ay kurangan biran

## 11 ARITHMETICAL INSTRUCTIONS

## 11.1 Add

Format:  $tn + \langle addend/r/t \rangle$ 

Assembly notation	Name	Hex code	Octal code
BYn +	byte add	OFC34H+(n-1)	176064B+(n-1)
Hn +	halfword add	OFC38H+(n-1)	176070B+(n-1)
Wn +	word add	O54H+(n-1)	124B+(n-1)
Fn +	floating add	O58H+(n-1)	130B+(n-1)
Dn +	double float add	O5CH+(n-1)	134B+(n-1)

Operation: Rn + <addend> -> Rn

#### Description:

The <addend> operand is added to the contents of the specified register. The carry bit is set if a carry occurs from the sign bit position of the adder, otherwise it is reset. For overflow, see the section on arithmetical traps.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

#### Data status bits:

### Example:

Add byte argument FIFTHARG to R3

BY3 + IND(B.FIFTHARG)

## 11.2 Subtract

Format:  $tn - \langle subtrahend/r/t \rangle$ 

Assembly notation		Hex	Octal
	Name	code	code
BYn -	byte subtract halfword subtract word subtract float subtract double float subtract	OFC3CH+(n-1)	176074B+(n-1)
Hn -		OFC4OH+(n-1)	176100B+(n-1)
Wn -		O6OH+(n-1)	140B+(n-1)
Fn -		O64H+(n-1)	144B+(n-1)
Dn -		O68H+(n-1)	150B+(n-1)

Operation: Rn - <subtrahend> -> Rn

#### Description:

The <subtrahend> operand is subtracted from the contents of the specified register. The same rules as for ADD apply for the setting of the carry bit. For overflow, see section on arithmetical traps.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

#### Data status bits:

difference = 0	->	Z	
difference.signbit	->	S	
overflow	->	0	
carry from the most significant	bit ->	С	(integer)
floating underflow	->	FU	
floating overflow	->	FO	

#### Example:

Subtract the contents of register F1 from the contents of register F4  $_{
m F4}$  - F1

## 11.3 Multiply

Assembly notation	Name	Hex code	Octal code
BYn * Hn * Wn * Fn * Dn *	byte multiply halfword multiply word multiply floating multiply double float multiply	OFC44H+(n-1) OFC48H+(n-1) O6CH+(n-1) O7OH+(n-1) O74H+(n-1)	176104B+(n-1) 176110B+(n-1) 154B+(n-1) 160B+(n-1) 164B+(n-1)

Operation: Rn \* <multiplier> -> Rn

#### Description:

The <multiplier> operand is multiplied by the contents of the specified register and the product is stored in this register. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

#### Data status bits:

#### Example:

Multiply halfword register R2 by 5

H2 \* 5

# 11.4 Divide

Format:	tn	/	<divisor r="" t=""></divisor>

Asser nota	•	Name	Hex code	Octal code
BYn Hn Wn Fn Dn	/ / / /	byte divide halfword divide word divide float divide double float divide	OFC4CH+(n-1) OFC5OH+(n-1) O78H+(n-1) O7CH+(n-1) OE8H+(n-1)	176114B+(n-1) 176120B+(n-1) 170B+(n-1) 174B+(n-1) 350B+(n-1)

Operation: Rn / \divisor > -> Rn

### Description:

The contents of the specified register are divided by the <divisor> operand. The quotient is left in the same register. In integer division the remainder (unless it is zero) has the same sign as the register contents, i.e. the quotient is truncated towards 0. Integer overflow occurs if and only if the largest possible negative integer is divided by -1.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow, Divide by Zero

# Data status bits:

# Example:

Divide float register A3 by the R4th element of argument ARR F3 / IND(B.ARR)(R4)

# 11.5 Add two operands

t ADD2  $\langle a/rw/t \rangle$ ,  $\langle b/r/t \rangle$ 

Assembly notation	Name	Hex code	Octal code
BY ADD2 H ADD2 W ADD2 F ADD2 D ADD2	byte add two operands halfword add two operands word add two operands float add two operands double float add two operands	0FC54H 053H 0FC56H	176027B 176124B 123B 176126B 176127B

Operation:  $\langle a \rangle + \langle b \rangle - \rangle \langle a \rangle$ 

# Description:

The <b> operand is added to the <a> operand and the result is put in the <a> operand. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

### Data status bits:

result = 0	>	Z	
result.signbit	>	S	
overflow	>	0	
carry from most significant bit	>	C	(integer)
floating underflow	>	FU	
floating overflow	>	FO	

# Example:

Add float argument X2 to argument X1

F ADD2 IND(B.X1), IND(B.X2)

# 11.6 Subtract two operands

Format:	t	SUB2	<a <="" th=""><th>'rw/</th><th>'t&gt;</th><th>,<b <="" th=""><th><math>'\mathrm{r}/</math></th><th>'t&gt;</th><th></th></b></th></a>	'rw/	't>	, <b <="" th=""><th><math>'\mathrm{r}/</math></th><th>'t&gt;</th><th></th></b>	$'\mathrm{r}/$	't>	
---------	---	------	--	------	-----	--	----------------	-----	--

Assembly notation	Name	Hex code	Octal code
BY SUB2	byte subtract two operands halfword subtract two operands word subtract two operands float subtract two operands double float subtract two operands	OFC58H	176130B
H SUB2		OFC59H	176131B
W SUB2		OEOH	340B
F SUB2		OFC5BH	176133B
D SUB2		OFC5CH	176134B

Operation:  $\langle a \rangle - \langle b \rangle - \rangle \langle a \rangle$ 

### Description:

The  $\langle b \rangle$  operand is subtracted from the  $\langle a \rangle$  operand and the result is put in the  $\langle a \rangle$  operand. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

# Data status bits:

difference = 0	->	Z	
difference.signbit	->	S	
overflow	->	0	
carry from most significant bit	->	C	(integer)
floating underflow	->	FU	
floating overflow	->	FO	

### Example:

Subtract 4 from the R3rd element of the byte array whose descriptor is the global VALUES  $\,$ 

BY SUB2 DESC(VALUES) (R3), 4

# 11.7 Multiply two operands

Format:  $t MUL2 \langle a/r/t \rangle, \langle b/r/t \rangle, \langle c/w/t \rangle$ 

Assembly notation		Hex	Octal
	Name	code	code
BY MUL2	byte multiply two operands halfword multiply two operands word multiply two operands float multiply two operands double float multiply two operands	OFC5DH	176135B
H MUL2		OFC5EH	176136B
W MUL2		OFC5FH	176137B
F MUL2		OFC6OH	176140B
D MUL2		OFC61H	176141B

Operation: <a> \* <b> -> <a>

### Description:

The <a> operand is multiplied by the <b> operand and the product is stored in the <a> operand. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

#### Data status bits:

# Example:

Multiply the argument double float PROD on the alternative domain with the contents of  $\mathrm{D}4$ 

D MUL2 ALT(B.PROD). D4

## 11.8 Divide two operands

Format: t DIV2  $\langle a/rw/t \rangle$ ,  $\langle b/r/t \rangle$ 

Assembly notation	Name	Hex code	Octal code
BY DIV2 H DIV2 W DIV2 F DIV2 D DIV2	byte divide two operands halfword divide two operands word divide two operands float divide two operands double float divide two operands	огс64н огс65н	176142B 176143B 176144B 176145B 176146B

Operation:  $\langle a \rangle / \langle b \rangle \rightarrow \langle a \rangle$ 

### Description:

The <a> operand is divided by the <b> operand and the quotient is stored in the <a> operand. In integer division the remainder (unless it is zero) has the same sign as the <a> operand, i.e. the quotient is truncated towards zero. Integer overflow occurs if and only if the largest possible negative integer is divided by -1.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow, Divide by Zero

# Data status bits:

quotient = 0 -> Z quotient.signbit -> S overflow -> 0 floating underflow -> FU floating overflow -> FO <b> = 0 -> DZ

### Example:

Divide the local float variable KVOT by the R1st element of the array on the alternative domain described by local descriptor LIST  $\,$ 

F DIV2 B.KVOT, ALT(DESC(B.LIST)(R1))

# 11.9 Add three operands

Format: t	ADD3	$\langle a/r/t \rangle$ , $\langle b/r/t \rangle$ , $\langle c/w/t \rangle$
-----------	------	---

	embly ation	Name	Hex code	Octal code
BY	ADD3	byte add three operands halfword add three operands word add three operands float add three operands double float add three operands	ОГС67Н	176147B
H	ADD3		ОГС68Н	176150B
W	ADD3		ОГС69Н	176151B
F	ADD3		ОГС6АН	176152B
D	ADD3		ОГС6ВН	176153B

Operation:  $\langle a \rangle + \langle b \rangle - \rangle \langle c \rangle$ 

# Description:

The  $\langle a \rangle$  operand is added to the  $\langle b \rangle$  operand and the result is stored in the  $\langle c \rangle$  operand. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

# Data status bits:

sum = 0	-> Z	
sum.signbit	-> S	
overflow	-> O	
carry from most significant bit	-> C	(integer)
floating underflow	-> F	
floating overflow	-> F	0

### Example:

Add R1 and R2 and leave the result in R3

W ADD3 R1,R2,R3

# 11.10 Subtract three operands

Format:  $t SUB3 \langle a/r/t \rangle, \langle b/r/t \rangle, \langle c/w/t \rangle$ 

	sembly tation	Name	Hex code	Octal code
BY	SUB3	byte subtract three operands halfword subtract three operands word subtract three operands float subtract three operands double float subtract three operands	OFC6CH	176154B
H	SUB3		OFC6DH	176155B
W	SUB3		OFC6EH	176156B
F	SUB3		OFC6FH	176157B
D	SUB3		OFC7OH	176160B

Operation:  $\langle a \rangle - \langle b \rangle - \rangle \langle c \rangle$ 

# Description:

The <b> operand is subtracted from the <a> operand and the result is stored in the <c> operand. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

### Data status bits:

difference = 0	->	$\mathbf{Z}$	
difference.signbit	->	S	
overflow	->	0	
carry from most significant bit	->	С	(integer)
floating underflow	->	FU	
floating overflow	->	FO	

# Example:

Store the difference between byte arguments X1 and X2 in local variable DIFF

B SUB3 IND(B.X1), IND(B.X2), B.DIFF

# 11.11 Multiply three operands

Format: t	MUL3	⟨a/r/t⟩	, <b r="" t="">rw/</b>	t>, <b r="" t=""></b>
-----------	------	---------	------------------------	-----------------------

Assembly notation	Name	Hex code	Octal code
BY MUL3 H MUL3 W MUL3 F MUL3 D MUL3	byte multiply three operands halfword multiply three operands word multiply three operands float multiply three operands double float multiply three operands	OFC71H OFC72H OFC73H OFC74H OFC75H	176161B 176162B 176163B 176164B 176165B

Operation: <a> \* <b> -> <c>

#### Description:

The  $\langle a \rangle$  operand is multiplied by the  $\langle b \rangle$  operand and the product is stored in the  $\langle c \rangle$  operand. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

# Data status bits:

#### Example:

Store the product of the second and third element of the word array pointed to by R2 in the first element of the word array pointed to by R2

W MUL3 R2.2, R2.3, R2.1

## 11.12 Divide three operands

Format:	t	DIV3	$\langle a/r/t \rangle$ ,	<b,< th=""><th>/r/t&gt;</th><th><math>,\langle c/w/t\rangle</math></th></b,<>	/r/t>	$,\langle c/w/t\rangle$
---------	---	------	---------------------------	---	-------	-------------------------

Assembly notation	Name	Hex code	Octal code
BY DIV3 H DIV3 W DIV3 F DIV3 D DIV3	byte divide three operands halfword divide three operands word divide three operands float divide three operands double float divide three operands	огс76н огс77н огс78н огс79н огс7Ан	176166B 176167B 176170B 176171B 176172B

Operation: <a> / <b> -> <c>

### Description:

The <a> operand is divided by the <b> operand and the quotient is stored in the <c> operand. In integer division the remainder (unless it is zero) has the same sign as the <a> operand, i.e. the quotient is truncated towards zero. Integer overflow occurs if and only if the largest possible negative integer is divided by -1. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow, Divide by Zero

#### Data status bits:

```
quotient> = 0 -> Z
quotient>.signbit -> S
overflow -> 0
floating underflow -> FU
floating overflow -> FO
<b> = 0 -> DZ
```

#### Example:

Divide the float value whose address is in PTR by the contents of F1, and store the quotient in record variable Q (record base in R)

F DIV3 IND(PTR), F1, R.Q

# 11.13 Multiply with overflow to register

Format: tn MUL4  $\langle a/r/t \rangle$ ,  $\langle b/r/t \rangle$ ,  $\langle c/w/t \rangle$ 

Assem notat	•	Name	Hex code	Octal code
BYn	MUL4	byte multiply w/overflow halfword multiply w/overflow word multiply w/overflow	OFC20H+(n-1)	176040B+(n-1)
Hn	MUL4		OFC24H+(n-1)	176044B+(n-1)
Wn	MUL4		OFC28H+(n-1)	176050B+(n-1)

Operation: <a> \* <b> -> <c> overflow part -> Rn

### Description:

The  $\langle a \rangle$  operand is multiplied by the  $\langle b \rangle$  operand. The product is stored in the  $\langle c \rangle$  operand. The upper half of the double length result is stored in the specified register. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow

#### Data status bits:

lower part of double length result = 0  $\rightarrow$  Z lower part of double length result.signbit  $\rightarrow$  S overflow  $\rightarrow$  0

#### Example:

Multiply word arguments M and N and store product in local TEMP and the overflow in  ${\rm R1}$ 

W1 MUL4 IND(B.M), IND(B.N), B.TEMP

# 11.14 Divide with remainder to register (modulo)

Format:

tn DIV4  $\langle a/r/t \rangle$ ,  $\langle b/r/t \rangle$ ,  $\langle c/w/t \rangle$ 

Assem notat		Name	Hex code	Octal code
BYn	DIV4	<pre>byte divide w/remainder halfword divide w/remainder word divide w/remainder</pre>	OFC2CH+(n-1)	176054B+(n-1)
Hn	DIV4		OFC3OH+(n-1)	176060B+(n-1)
Wn	DIV4		OFC7CH+(n-1)	176174B+(n-1)

### Operation:

$$\langle a \rangle / \langle b \rangle - \rangle \langle c \rangle$$
 remainder -> Rn

# Description:

The  $\langle a \rangle$  operand is divided by the  $\langle b \rangle$  operand and the quotient is stored in the  $\langle c \rangle$  operand. The remainder is stored in the specified register.

Note that the register content is in compliance with ADA and SIMULA remainder. Separate testing must be done to obtain status. The operands are assumed to have the same data type (see section 7.3 on page 75).

Trap conditions: Addressing traps, Integer Overflow, Divide by Zero

#### Data status bits:

quotient = 0 
$$\rightarrow$$
 Z  
quotient.signbit  $\rightarrow$  S  
overflow  $\rightarrow$  0  
 $\langle b \rangle$  = 0  $\rightarrow$  DZ

### Example:

Divide record variable BYTECOUNT by 4 and store the quotient in record variable WORDCOUNT put the remainder in R2

BY2 DIV4 R.BYTECOUNT, 4, WORDCOUNT

# 11.15 Unsigned multiply with overflow to register

Format:

Wn UMUL  $\langle a/r/t \rangle$ ,  $\langle b/r/t \rangle$ ,  $\langle c/w/t \rangle$ 

Assembly		Hex	Octal
notation	Name	code	code
Wn UMUL	word unsigned multiply	OFC80H+(n-1)	176200B+(n-1)

### Operation:

word unsigned multiplication
<a> \* <b> -> <c>
overflow part -> Rn

#### Description:

The operands are treated as unsigned.
The <a> operand is multiplied by the <b> operand and the product is stored in the <c> operand. The upper half of the double length result is stored in the specified register. Byte and halfword integer constants are sign extended and the result of the sign extension is treated unsigned. Integer overflow occurs when the upper part is different from zero.

Trap conditions: Addressing traps, Integer Overflow

#### Data status bits:

```
product = 0 -> Z
product.signbit -> S
overflow -> 0
```

## Example:

Multiply local variable LEASTX by local LEASTY storing the result in R2 with the upper half of the result in R1

W1 UMUL B.LEASTX, B.LEASTY, R2

# 11.16 Unsigned divide

Format:

Wn UDIV  $\langle a/r/t \rangle$ ,  $\langle b/r/t \rangle$ ,  $\langle c/w/t \rangle$ 

Assembly notation	Name	Hex code	Octal code
Wn UDIV	word unsigned divide	OFE48H+(n-1)	177110B+(n-1)

### Operation:

word unsigned division
<a> / <b> -> <c>
remainder -> Rn

# Description:

The operands are treated as unsigned.

The  $\langle a \rangle$  operand is divided by the  $\langle b \rangle$  operand and the quotient is stored in the  $\langle c \rangle$  operand. The remainder is stored in the specified register. Byte and halfword integer constants are sign extended and the result of the sign extension is treated as unsigned.

Trap conditions: Addressing traps, Divide by Zero

# Data status bits:

## Example:

Divide the arguments LONG and FACT on the alternative domain (LONG/FACT) and leave the quotient in the address on the alternative domain contained in RES, and put the remainder in R3

W3 UDIV ALT(B.LONG), ALT(B.FACT), ALT(IND(RES))

# 11.17 Add with carry

Format:

Wn ADDC <addend/r/t>

Assembly notation	Name	Hex code	Octal code
Wn ADDC	word add with carry	OFE4OH÷(n-1)	177100B+(n-1)

Operation: Rn + C + <addend> -> Rn

### Description:

The <addend> operand, the Carry bit in the status register (treated as 0 or 1) and the contents of the specified register are added and the result is stored in the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Addressing traps, Integer Overflow

### Data status bits:

sum = 0	->	Z
sum.signbit	->	S
integer overflow	->	0
carry from most significant bit	; ->	С

## Example:

Add variable MOST to R2 with carry

W2 ADDC MOST

# 11.18 Subtract with carry

Format: Wn SUBC \( \subtrahend/r/t \rangle \)

Assembly .			Hex	Octal
nota	ition	Name	code	code
Wn	SUBC	word subtract with carry	OFE44H+(n-1)	177104B+(n-1)

Operation:  $Rn + C - \langle subtrahend \rangle -1 - \rangle Rn$ 

## Description:

The Carry bit in the status register (treated as 0 or 1) and the one's complement of <subtrahend> are added to the contents of the specified register. The result is then stored in the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Addressing traps, Integer Overflow

### Data status bits:

result = 0 -> Z result.signbit -> S carry -> C integer overflow -> 0

### Example:

Subtract 400 hexadecimal from W2 with carry

W2 SUBC 0400H

# 11.19 Multiply and add

Format: tn MULAD  $\langle x/r/t \rangle$ ,  $\langle y/r/t \rangle$ 

Assembly notation		Name	Hex code	Octal code
			-	_
BYn	MULAD	byte multiply and add	OFCE8H+(n-1)	176350B+(n-1)
Hn	MULAD	halfword multiply and add	OFCECH+(n-1)	176354B+(n-1)
Wn	MULAD	word multiply and add	OA8H+(n-1)	250B+(n-1)
Fn	MULAD	float multiply and add	OFCFOH+(n-1)	176360B+(n-1)
Dn	MULAD	double float multiply and add	OFCF4H+(n-1)	176364B+(n-1)

Operation: Rn \*  $\langle x \rangle$  +  $\langle y \rangle$  -> Rn

#### Description:

The contents of the specified register is multiplied by the  $\langle x \rangle$  operand, the  $\langle y \rangle$  operand is added to the product and the result loaded into the register.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

#### Data status bits:

# Example:

Multiply halfword register R2 by 60, forcing byte constant, and add MINUTES

H2 MULAD 60:B, MINUTES

# 11.20 <u>Sum of products</u>

Format: tn PSUM  $\langle x/r/t \rangle$ ,  $\langle y/r/t \rangle$ 

Assembly notation		Name	Hex code	Octal code
BYn	PSUM	byte add and multiply	OFCF8H+(n-1)	176370B+(n-1)
Hn	PSUM	halfword add and multiply	OFCFCH+(n-1)	176374B+(n-1)
Wn	PSUM	word add and multiply	OFDOOH+(n-1)	176400B+(n-1)
Fn	PSUM	float add and multiply	OFDO4H+(n-1)	176404B+(n-1)
Dn	PSUM	double float add and multiply	. ,	176410B+(n-1)

Operation:  $\langle x \rangle * \langle y \rangle + Rn \rightarrow Rn$ 

# Description:

The  $\langle x \rangle$  operand is multiplied by the  $\langle y \rangle$  operand and the product is added to the contents of the specified register.

Trap conditions: Addressing traps, Integer Overflow, Floating Overflow, Floating Underflow

### Data status bits:

result = 0 -> Z
result.signbit -> S
carry from most significant bit -> C (integer)
overflow -> 0
floating underflow -> FU
floating overflow -> FO

## Example:

Add local floats UNITCOST times UNITS to F4

F4 PSUM B.UNITCOST, B.UNITS

# CHAPTER 12

MATHEMATICAL FUNCTIONS

SC. IRRELEG

HATERSHIP LANGERSONS

# 12 MATHEMATICAL FUNCTIONS

## 12.1 A to the I'th power

Format: tn AXI  $\langle a/r/t \rangle$ ,  $\langle i/r/W \rangle$ 

Assembly notation	Name	Hex code	Octal code
Fn AXI Dn AXI	float A to the I'th power double float A to the I'th power		176300B+(n-1) 176304B+(n-1)

Operation: <a>\*\*<i>> -> Rn

# Description:

The value of the  $\langle a \rangle$  operand is raised to the power of the  $\langle i \rangle$  operand. The result is loaded into the specified float or double float register. The  $\langle a \rangle$  operand can be float or double float. The  $\langle i \rangle$  operand is word integer. A negative value of  $\langle i \rangle$  and the value of  $\langle a \rangle$  equal to zero causes an illegal operand value trap condition and the result is set to the largest possible floating point number (approximately 5.8E+76). When  $\langle i \rangle$  is zero, the result is one.

Trap conditions: Addressing traps, Floating Overflow, Floating Underflow, Illegal Operand Value

#### Data status bits:

result = 0 -> Z result.signbit -> S floating underflow -> FU floating overflow -> FO

#### Example:

Load 2.0 to the STATE'th power into F3

F3 AXI 2.0, STATE

## 12.2 I to the J'th power

Format:	tn	IXI	<i r="" t=""></i>	$,\langle j/r/t\rangle$
---------	----	-----	-------------------	-------------------------

Assemb notati	v	Name	Hex code	Octal code
Hn ]	IXI IXI	byte I to the J'th power halfword I to the J'th power word I to the J'th power	OFCCCH+(n-1)	176310B+(n-1) 176314B+(n-1) 176320B+(n-1)

Operation:  $\langle i \rangle^{**} \langle j \rangle$  -> datatype dependent part of register

#### Description:

The value of the <i> operand is raised to the power of the <j> operand. The result is loaded into the specified register. When the data type is BY or H, the result is loaded into the lower part of the specified register. A negative value of <j> and a value of <i> different from 1 or -1 will give zero. A negative value of <j> and a value of <i> equal to zero cause an illegal operand value trap condition and a zero result.

When an overflow occurs, the specified register will be loaded with the least significant part of the result from the calculation. The rest of the result is lost, while the status register flags an overflow.

Trap conditions: Addressing traps, Illegal Operand Value, Integer Overflow

### Data status bits:

```
result = 0 \rightarrow Z
result.signbit \rightarrow S
overflow \rightarrow 0
```

### Example:

Load the byte register R1 with the cube of argument SIDE

BY1 IXI IND(B.SIDE), 3

# 12.3 Polynomial

Format: tn POLY  $\langle x/r/t \rangle$ ,  $\langle m/s/BY \rangle$ ,

 $\langle cm/r/t \rangle$ ,..., $\langle c1/r/t \rangle$ , $\langle c0/r/t \rangle$ 

Assembly notation		Name	Hex code	Octal code
Fn	POLY	floating polynomial double float polynomial	OFCEOH+(n-1)	176340B+(n-1)
Dn	POLY		OFCE4H+(n-1)	176344B+(n-1)

## Operation:

## Description:

This instruction calculates a polynomial of degree  $\langle m \rangle$ . The result is loaded into the specified float or double float register. The instruction requires  $\langle m \rangle +1$  coefficients.  $\langle m \rangle$  must always be a positive constant less than 256, otherwise an illegal operand specifier trap condition occurs.

If floating overflow or underflow occurs, the trap will not have any effect until the instruction has completed execution, even if the trap condition occurred at an intermediate step. The Z and S bits reflect the final result.

Trap conditions: Addressing traps, Floating Overflow, Floating Underflow, Illegal Operand Specifier

# Data status bits:

result = 0 -> Z result.signbit -> S floating underflow -> FU floating overflow -> FO

#### Example:

Calculate the expression A \*  $X^{**}2$  + B \* X + C and leave the result in F3. A, B and C are constants

F3 POLY X, 2, A, B, C

# 12.4 Square root

Format: tn SQRT  $\langle argument/r/t \rangle$ 

	embly ation	Name	Hex code	Octal code
Fn	SQRT	float square root		176324B+(n-1)
Dn	SQRT	double float square root		176330B+(n-1)

Operation: sqrt(<argument>) -> Rn

# Description:

The square root of the argument is calculated and the result is loaded into the specified float or double float register. A negative argument is illegal and will give a result of zero and cause an invalid operation trap condition.

Trap conditions: Addressing traps, InValid Operation

Data status bits: result = 0 -> Z

# Example:

Load double float register D1 with the square root of  $\ensuremath{\mathsf{AREA}}$ 

D1 SQRT AREA

# 12.5 <u>Sine</u>

Format:

tn SIN <argument/r/t>

Assembly notation		Name	Hex code	Octal code
Fn	SIN	float sine		177530B+(n-1)
Dn	SIN	double float sine		177604B+(n-1)

Operation:

sine(<argument>) -> Rn

## Description:

The trigonometric sine of <argument> is loaded into the specified float or double float register. The maximum absolute value of <argument> is 65536.0 radians; a larger value will cause an invalid operation trap condition and the specified register will be set to zero.

Trap conditions: Addressing traps, InValid Operation

## Data status bits:

result = 0 -> Z result.signbit -> S

## Example:

Calculate the sine of 2 radians and load into F2

F2 SIN 2.0

# 12.6 Arc sine

Format: tn ASIN  $\langle argument/r/t \rangle$ 

Assembly notation		Name	Hex code	Octal code
Fn	ASIN	float arcsine		177534B+(n-1)
Dn	ASIN	double float arcsine		177610B+(n-1)

Operation: arcsine(<argument>) -> Rn

### Description:

The trigonometric arcsine of <argument> is loaded into the specified float or double float register. The result value gives the angle in radians, in the range -pi/2 to pi/2. <argument> should be in the range -1 to +1, otherwise an invalid operation trap condition will occur and the specified register will be set to zero.

Trap conditions: Addressing traps, InValid Operation

### Data status bits:

result =  $0 \rightarrow Z$ result.signbit  $\rightarrow S$ 

# Example:

Replace the number in F2 with its arcsine

F2 ASIN F2

### 12.7 Cosine

Format: tn COS <argument/r/t>

Assembly notation		Name	Hex code	Octal code
Fn	COS	float cosine		177540B+(n-1)
Dn	COS	double float cosine		177614B+(n-1)

Operation: cosine(<argument>) -> Rn

# Description:

The trigonometric cosine of <argument> is loaded into the specified float or double float register. The maximum absolute value of <argument> is 65536.0 radians; a larger value will cause an invalid operation trap condition and the specified register will be set to zero.

Trap conditions: Addressing traps, InValid Operation

### Data status bits:

result = 0 -> Z result.signbit -> S

### Example:

Calculate the cosine of double-precision ANGLE and load into D2 D2 COS ANGLE

# 12.8 Arc cosine

Format:

tn ACOS <argument/r/t>

Assembly notation		Name	Hex code	Octal code
	ACOS ACOS	float arc cosine double float arc cosine		177544B+(n-1) 177620B+(n-1)

Operation:

arccosine(<argument>) -> Rn

### Description:

The trigonometric arccosine of <argument> is loaded into the specified float or double float register. The result value gives the angle in radians in the range 0 to pi. < argument> should be in the range -1 to +1, otherwise an invalid operation trap condition will occur and the specified register is set to zero.

Trap conditions: Addressing traps, InValid Operation

## Data status bits:

result = 0 -> Z result.signbit -> S

# Example:

Load into F4 the arc cosine of the field F00 in the record pointed to by the R register

F4 ACOS R.FOO

# 12.9 Tangent

Format:

tn TAN <argument/r/t>

Assembly notation		Name	Hex code	Octal code
Fn	TAN	float tangent		177550B+(n-1)
Dn	TAN	double float tangent		177624B+(n-1)

Operation: tangent((argument)) -> Rn

### Description:

The trigonometric tangent of <argument> is loaded into the specified float or double float register. The maximum absolute value of ⟨argument⟩ is 65536.0 radians; a larger value will cause an invalid operation trap condition and the specified register is set to zero.

Trap conditions: Addressing traps, InValid Operation

#### Data status bits:

result =  $0 \rightarrow Z$ result.signbit -> S

# Example:

Calculate the tangent of argument SPREAD and load into F4

F4 TAN SPREAD

# 12.10 Arc tangent

Format:

tn ATAN <argument/r/t>

Assembly notation		Name	Hex code	Octal code
	TAN	float arc tangent	OFF6CH+(n-1)	177554B+(n-1)
	TAN	double float arc tangent	OFF98H+(n-1)	177630B+(n-1)

Operation:

arctangent(<argument>) -> Rn

# Description:

The trigonometric arctangent of (argument) is loaded into the specified float or double float register. The result value gives the angle in radians in the range -pi/2 to pi/2.

Trap conditions: Addressing traps

# Data status bits:

result = 0 -> Z result.signbit -> S

### Example:

Load into F4 the arctangent of RAY

F4 ATAN RAY

# 12.11 Arc tangent two argument

Format:

tn ATAN2  $\langle num/r/t \rangle$ ,  $\langle den/r/t \rangle$ 

Assembly notation		Name	Hex code	Octal code
Fn	ATAN2	float arctangent2		177560B+(n-1)
Dn	ATAN2	double float arctangent2		177634B+(n-1)

Operation: arctangent(\( \lambda \) -> Rn

# Description:

The trigonometric arctangent of <num>/<den> is loaded into the specified float or double float register. The result value gives the angle in radians in the correct quadrant in the range -pi to pi. A zero value of both <num> and <den> will cause an invalid operation trap condition and the specified register will be set to zero.

Trap conditions: Addressing traps, InValid Operation

#### Data status bits:

-> Z result = 0 result.signbit -> S

# Example:

Load into D3 the arctangent of WIDTH divided by DIST

D3 ATAN2 WIDTH, DIST

# 12.12 Exponential

Format:

tn EXP <argument/r/t>

	embly ation	Name	Hex code	Octal code
Fn Dn	EXP EXP	float exponential double float exponential		177564B+(n-1) 177640B+(n-1)

Operation:

e \*\* <argument> -> Rn

### Description:

The exponential of  $\langle argument \rangle$  is loaded into the specified float or double float register. (e = 2.718281828459045...)

The maximum value of  $\langle argument \rangle$  is 255\*ln(2) (approximately 176.75). A larger argument will cause an invalid operation trap and the specified register will be set to the largest possible floating point number (approximately 5.8E+76). An  $\langle argument \rangle$  value less than -255\*ln(2) will give a result value of zero.

Trap conditions: Addressing traps, InValid Operation

#### Data status bits:

result = 
$$0 \rightarrow Z$$
  
 $0 \rightarrow S$ 

### Example:

Load the antilogarithm of NATLOG into D1

D1 EXP NATLOG

## 12.13 Natural logarithm

Format:

tn ALOG <argument/r/t>

Assembly notation		Name	Hex code	Octal code
Fn	ALOG	float natural logarithm double float nat. logarithm	OFF78H+(n-1)	177570B+(n-1)
Dn	ALOG		OFFA4H+(n-1)	177644B+(n-1)

Operation:

ln(<argument>) -> Rn

# Description:

The natural logarithm (base e = 2.718281828459045...) of (argument) is loaded into the specified float or double float register. (argument) should be positive; zero or negative values cause an invalid operation trap condition and a result of -5.8\*10\*\*76.

Trap conditions: Addressing traps, InValid Operation

#### Data status bits:

result = 0 -> Z result.signbit -> S

# Example:

Load the natural logarithm of the R1th element of global array  ${\tt COEFF}$  into D1

D1 ALOG COEFF(R1)

# 12.14 Binary logarithm

Format: tn ALOG2 <argument/r/t>

Assembly notation			Hex	Octal
		Name	code	code
Fn Dn	ALOG2 ALOG2	float binary logarithm double float bin. logarithm		177574B+(n-1) 177650B+(n-1)

Operation: log2(<argument>) -> Rn

## Description:

The base 2 logarithm of (argument) is loaded into the specified float or double float register. (argument) should be positive; zero or negative values cause an invalid operation trap condition and a result of -5.8\*10\*\*76.

Trap conditions: Addressing traps, InValid Operation

### Data status bits:

result = 0  $\rightarrow$  Z result.signbit  $\rightarrow$  S

# Example:

Load the binary logarithm of local variable RANGE into F1  $\,$ 

F1 ALOG2 B.RANGE

## 12.15 Common logarithm

Format:

tn ALOG10 <argument/r/t>

Assembly notation		Name	Hex code	Octal code
Fn Dn	ALOG10 ALOG10	float common logarithm double float common log.		177600B+(n-1) 177654B+(n-1)

Operation:

log(<argument>) -> Rn

# Description:

The base 10 logarithm of  $\langle$ argument $\rangle$  is loaded into the specified float or double float register.  $\langle$ argument $\rangle$  should be positive; zero or negative values will cause an invalid operation trap condition and a result of -5.8\*10\*\*76.

Trap conditions: Addressing traps, InValid Operation

### Data status bits:

result = 0 -> Z result.signbit -> S

# Example:

Load the common logarithm of BIGNUMB into F4

F4 ALOG10 BIGNUMB

CHAPTER 13

CONTROL INSTRUCTIONS

CHAPTER 13

contrate amende someonical

## 13 CONTROL INSTRUCTIONS

## 13.1 Unconditional relative jump

Format:

G0 <<displacement>>

Assembly notation	Name	Hex code	Octal code
GO:B	<pre>jump byte jump halfword jump word</pre>	ОСОН	300B
GO:H		ОС1Н	301B
GO:W		ОС2Н	302B

Operation: P + <<displacement>> -> P

## Description:

Perform a jump relative to the current program counter value. GO uses a direct operand and has three formats, with a byte, halfword, or word displacement part. The displacement is signed and is found in the 1, 2 or 4 bytes following the instruction code.

Trap conditions: Addressing traps, Branch Trap

Data status bits: Unaffected

## Example:

Jump to BACK (Assembler will calculate displacement)

BACK:

GO BACK

## 13.2 Unconditional absolute jump

Format:

JUMPG <address/r/W>

Assembly notation	Name	Hex code	Octal code
JUMPG	jump general	ОВ4Н	264B

Operation:

<address> → P

#### Description:

Perform a jump to the absolute address given by the operand. JUMPG requires a general operand. The <address> operand may not be prefixed by the operand specifier prefix ALT.

If a descriptor range trap occurs, the next instruction to be executed is the one following the JUMPG instruction ("fall through").

Trap conditions: Addressing traps, Branch Trap, Illegal Operand

Specifier

Data status bits: Unaffected

#### Example:

Jump to the R1st address in a jump table described by CASETABLE JUMPG DESC(CASETABLE)(R1)

## 13.3 Conditional jump

#### Formats:

#### Operation:

```
if <rel> then
   (P)+<<displacement>> -> P
endif
```

#### Description:

A conditional jump will cause transfer of control if and only if a specified condition is true.

The condition is specified in terms of the status bits set by instructions operating on data values. If the condition indicated by the instruction is true, the sign-extended byte or halfword <<displacement>> is added to the program counter.

Conditional jump on specified bits in the status register is possible by the second format of the instruction. In this case, the <rel> operand may be ST or -ST, and the <bit No.> operand specifies which bit in the status register to test. <bit No.> has the range 0 to 29 inclusive. Other values for <bit No.> will cause an illegal operand value trap condition; no jump is performed if <rel> is ST, the jump is performed if <rel> is -ST.

Magnitude tests are only meaningful after compare and subtract instructions, as carry is reset in load instructions. IF >> = GO and IF << GO may be used as explicit tests on carry.

Trap conditions: Addressing traps, Branch Trap, Illegal Operand Value

Data status bits: Unaffected

In the following table all conditional jump instructions are listed with operation code, assembly notation, data status test for jumping and name. They all have conditional jump as the first part of the name; alt. is an abbreviation for alternate.

Assembly notation	Condition	Name	Hex code	Octal code
<pre>IF = GO IF Z GO IF = GO:B IF = GO:H IF &gt;&lt; GO IF -Z GO IF &gt;&lt; GO:B IF &gt;&lt; GO:H</pre>	Z=1 Z=0	equal (alt. assembly notation)  unequal (alt. assembly notation)	0С4H 0С5H 0С6H 0С7H	304B 305B 306B 307B
IF > GO IF > GO:B IF > GO:H IF < GO IF < GO:B IF < GO:H	S=0 and Z=0 S=1	greater signed  less signed (alt. assembly notation)	ОС8Н ОС9Н ОСАН ОСВН	310B 311B 312B 313B
<pre>IF &gt;= GO IF -S GO IF &gt;= GO:B IF &gt;= GO:H IF &lt;= GO IF &lt;= GO:B IF &lt;= GO:H</pre>	S=0 S=1 or Z=1	greater or equal signed (alt. assembly notation) less or equal signed	OCCH OCDH OCEH OCFH	314B 315B 316B 317B
IF K GO IF K GO:B IF K GO:H IF -K GO IF -K GO:B IF -K GO:H	K=1 K=0	flag set flag reset	ODOH OD1H OD2H OD3H	320B 321B 322B 323B
<pre>IF &gt;&gt; GO IF &gt;&gt; GO:B IF &gt;&gt; GO:H IF &gt;&gt;= GO IF C GO IF &gt;&gt;= GO:B IF &gt;&gt;= GO:H</pre>	C=1 and Z=0 C=1	greater magnitude greater or equal magnitude (alt. assembly notation)	ор4н ор5н ор6н ор7н	324B 325B 326B 327B
IF << GO IF -C GO IF << GO:B IF << GO:H IF <<= GO IF <<= GO:B	C=0 C=0 or Z=1	less magnitude (alt. assembly notation) less or equal magnitude	OD8H OD9H ODAH ODBH	330B 331B 332B 333B
IF ST GO IF ST GO:B IF ST GO:H IF -ST GO IF -ST GO:B IF -ST GO:H		specified bit in status register set specified bit in status register not set	OFC7BH OFD64H OFD65H OFC84H	176173B 176544B 176545B 176204B

Norsk Data ND-05.009.03 EN

# 13.4 Loop with increment

Fo	rmat:	t LOOPI <index rw="" t="">,<limit r="" t="">,&lt;<displacement>&gt;</displacement></limit></index>			
	sembly tation	Name	Hex code	Octal code	
	LOOPI:B LOOPI:H LOOPI:B LOOPI:B LOOPI:H LOOPI:B LOOPI:H LOOPI:B	byte loop increment byte loop increment halfword loop increment halfword loop increment word loop increment word loop increment float loop increment float loop increment double float loop increment double float loop increment	OFCDEH OFD1EH OFCDFH OFD1FH OBFH OE1H OFD1CH OFD21H OFD1DH OFD22H	176337B 176437B 277B 341B 176434B 176441B 176435B	
0p	eration:	<pre>if <index +="" 1=""> - <li>init&gt; &gt; 0 then    address of next instruction -&gt; P else    P+&lt;<displacement>&gt; -&gt; P endif <index> + 1 -&gt; <index></index></index></displacement></li></index></pre>			

#### Description:

The <index> operand is incremented by one and compared with init>. If it is less than or equal to imit>, the signed <<di>placement>> is added to the program counter; otherwise control goes to the next instruction.

Normally the LOOPI instruction will be placed at the end of the loop, with a negative <<displacement>>. The <<displacement>> is the number of bytes from the first byte of the loop to the first byte of the LOOPI instruction.

The <index> and <limit> operands are of the same data type, which may be BY, H, W, F or D. <<displacement>> is a byte or halfword direct operand, depending on the instruction.

Trap conditions: Addressing traps, Branch Trap

# Data status bits:

```
modified index = 0     -> Z
modified index.signbit -> S
```

## Example:

Repeat the instructions from AGAIN until local byte COUNTER reaches 100

AGAIN: .

BY LOOPI B.COUNTER, 100, AGAIN

# 13.5 Loop with decrement

Fo	rmat:	t LOOPD <index rw="" t="">,<limit r="" t="">,&lt;<displacement>&gt;</displacement></limit></index>			
	sembly tation	Name	Hex code	Octal code	
BY BY H W W F D		byte loop decrement byte loop decrement halfword loop decrement halfword loop decrement word loop decrement word loop decrement float loop decrement float loop decrement double float loop decrement double float loop decrement	OFD23H OFD28H OFD29H OFD25H OFD2AH OFD26H OFD2BH OFD27H OFD2CH	176443B 176450B 176444B 176451B 176445B 176452B 176446B 176453B 176447B 176454B	
Op	eration:	<pre><index> - 1 -&gt; <index> if <index> - <limit> &lt; 0 then    address of next instruction -&gt; P</limit></index></index></index></pre>			

#### Description:

endif

The <index> operand is decremented by one and compared with init>. If it is greater than or equal to init>, the signed <<displacement>> is added to the program counter; otherwise control goes to the next instruction.

P+ <<displacement>> -> P

Normally the LOOPD instruction will be placed at the end of the loop, with a negative <<displacement>>. <<displacement>> is the number of bytes from the first byte of the loop to the first byte of the LOOPD instruction.

The <index> and <limit> operands are of the same data type, which may be BY, H, W, F or D. <<displacement>> is a byte or halfword direct operand, depending on the instruction.

```
Trap conditions: Addressing traps, Branch Trap
```

## Data status bits:

```
modified index = 0 -> Z modified index.signbit -> S
```

# Example:

Repeat from TOP until word register R3 is decremented to zero

TOP: .
.
.
W LOOPD R3, O:W, TOP

# 13.6 Loop general

Format:	LOOP <index rw="" t="">,<step r="" t="">, <li>dimit/r/t&gt;,&lt;<displacement>&gt;</displacement></li></step></index>		
Assembly		Hex	Octal
notation	Name	code	code
BY LOOP:B BY LOOP:H H LOOP:B H LOOP:B W LOOP:H F LOOP:B F LOOP:B D LOOP:B D LOOP:H	byte loop general step byte loop general step halfword loop general step halfword loop general step word loop general step word loop general step float loop general step float loop general step double float loop general step double float loop general step	OFD3OH OFD35H OFD31H	176455B 176462B 176456B 176463B 176457B 176464B 176460B 176465B 176466B
Operation:	<pre><index>+<step> -&gt; <index> if <step> &gt; 0 and <index> - <limit> &gt; or <step> &lt; 0 and <index> - <limit> &lt;     address of next instruction -&gt; P else     P + &lt;<displacement>&gt; -&gt; P endif if <step> = 0 then     illegal operand value trap condition endif</step></displacement></limit></index></step></limit></index></step></index></step></index></pre>	0 then	

# Description:

The value of the  $\langle \text{step} \rangle$  operand is added to the  $\langle \text{index} \rangle$  operand. If the sign of  $\langle \text{index} \rangle$  -  $\langle \text{limit} \rangle$  is equal to the sign of the  $\langle \text{step} \rangle$  operand, the control goes to the next instruction. Otherwise the signed  $\langle \langle \text{displacement} \rangle \rangle$  is added to the program counter.

Normally the LOOP instruction will be placed at the end of the loop, and given a negative <<displacement>>. The <<displacement>> is the number of bytes from the first byte of the loop to the first byte of the LOOP instruction.

The <index>, <step> and <limit> operands are of the same data type, which may be BY, H, W, F or D. <<displacement>> is a byte or halfword direct operand, depending on the instruction.

A  $\langle \text{step} \rangle$  value of zero will cause an illegal operand value trap condition and execution continues at the next instruction.

Trap conditions: Addressing traps, Branch Trap, Illegal Operand Value

## Data status bits:

```
modified index = 0 -> Z modified index.signbit -> S
```

#### Example:

Execute the statements from LABELL with float record variable SIZE being incremented by 3.5 for each iteration up to a maximum of 35

LABELL: .

F LOOP R.SIZE, 3.5, 35, LABELL

## 13.7 Call subroutine general

Format: CALLG \( \subr. \) addr/r/\( \rangle \), \( \cdot \) of \( \arg/s/BY \rangle \),

<arg1/aa/W>,..., <argn/aa/W>

Assembly		Hex	Octal
notation	Name	code	code
CALLG	call subroutine general	OB5H	265B

#### Operation:

Calculate the effective addresses of the arguments and prepare for the entry point at <subr. addr.>.

Jump to the subroutine entry point found at that address.

#### Description:

Call the subroutine specified by <subr. addr.>. This is a general operand and it <u>must</u> refer to an entry point instruction. Otherwise an instruction-sequence error-trap condition occurs.

The <no of arg> operand must be a constant byte integer less than 256. Other data types which are not constants will cause an illegal operand specifier trap condition.

The effective addresses of the arguments in the instruction are calculated and stored for use by the entry point instruction. The arguments are always interpreted as word integers. The data-type-dependent addressing modes (post-indexed or descriptor address code format) should be used with care, as the result will be wrong for data types other than word. <argn> operands of type register or constant will cause an illegal operand specifier trap condition, as neither registers nor constants have an address in data memory. The arguments may not be prefixed by the operand specifier prefix ALT.

Trap conditions: Addressing traps, Call Trap, Illegal Operand Specifier, Instruction Sequence Error

Data status bits: Unaffected

#### Example:

Call PRINT with arguments UNIT, FORMAT and the local variable VALUE CALLG PRINT, 3, UNIT, FORMAT, B.VALUE

#### 13.8 Call subroutine absolute

Format:	CALL	<pre>&lt;<subr. addr.="">&gt;,<no arg="" by="" of="" s="">, <arg1 aa="" w="">,<argn aa="" w=""></argn></arg1></no></subr.></pre>		
Assembly notation	Name		Hex code	Octal code
CALL	call	subroutine absolute	ОСЗН	303B

## Operation:

Calculate the effective addresses of the arguments and prepare for the entry point at <<subr. addr.>>.

Jump to the subroutine entry point found at that address.

#### Description:

Call the subroutine specified by <<subr. addr.>>. The subroutine address is a direct operand in the four bytes following the instruction code. It <u>must</u> refer to an entry point instruction, otherwise an instruction sequence error trap condition occurs.

The <no of arg> operand must be a constant byte integer, i.e. less than 256. Other data types which are not constants will cause an illegal operand specifier trap condition.

The effective addresses of the arguments in the instruction are calculated and stored for use by the entry point instruction. The arguments are always interpreted as word integer. The data-type-dependent addressing modes (post-indexed or descriptor address code format) should be used with care, as the result will be incorrect for data types other than word. (argn) operands of type register or constant will cause an illegal operand specifier trap condition, as neither registers nor constants have an address in data memory. The arguments may not be prefixed by the operand specifier prefix ALT.

Trap conditions: Addressing traps, Call Trap, Illegal Operand

Specifier, Instruction Sequence Error

Data status bits: Unaffected

#### Example:

Call SUBR with the  $\underline{\text{value}}$  of local word variable READONLY. Value transfer should be used with word-size data items only

CALL SUBR, 1, IND(B.READONLY)

## 13.9 Initialize stack

Format: INIT <<bottom of stack/r/W>>,

<stack demand of main program/r/W>,
<total system stack demand/r/W>

Assembly		Hex	Octal
notation	Name	code	code
INIT	initialize stack	ODCH	334B

#### Operation:

```
<<bottom of stack>> -> B

<<bottom of stack>> +
<total system stack demand> -> TOS

<<bottom of stack>> +
<stack demand of main program> -> B.SP
0 -> B.PREVB
0 -> B.RETA -> L
```

#### Description:

The stack is initialized according to the instruction operands: The direct operand <<br/>bottom of stack>> is a 4 byte absolute address, which is loaded into the B register. The B.SP location, the stack pointer, is loaded with the sum of <<br/>bottom of stack>> and <stack demand of main program>. <<br/>bottom of stack>> and <total system stack demand> are added and the result is loaded into the top of stack register, TOS. PREVB and RETA are cleared. A value of <stack demand> main program> greater than or equal to <total system stack demand> will cause a stack overflow trap condition.

Trap conditions: Addressing traps, Stack Overflow

Data status bits: Unaffected

#### Example:

Initialize a new stack at FRAME, requiring 010000H stack locations for the system, 01000H for the main program

INIT FRAME, 010000H, 01000H

## 13.10 Subroutine entry points

#### Formats:

ENTM <<br/>
<br/>

ENTD

ENTS <stack demand/r/W>

ENTSN <stack demand/r/W>, <max no. of arg./r/W>

ENTF <<address of local data area/r/W>>

ENTFN <<address of local data area/r/W>>, <max no. of arg./r/W>

ENTB <log size/r/BY>

#### Operation:

Perform local data area initialization depending on the type of entry point.

#### Description:

The entry point instruction specifies the kind of local data area initialization performed on execution of a subroutine call instruction. This initialization includes transfer of the argument addresses to the new local data area at subroutine entry points, and saving of the current register block in the new local data area at the trap handler entry point.

Execution of an entry point instruction (except ENTT) not resulting from a subroutine call will cause an instruction sequence error trap condition. ENTT may only be executed as a result of a trap, and may not be used as an entry point by a CALL or CALLG.

The parameters to the subroutine entry point instructions may not be prefixed by the operand specifier prefix ALT.

## ENTM - enter module

Assemb	·	Hex	Octal
notati		code	code
ENTM	<pre>&lt;<bottom of="" r="" stack="" w="">&gt;, <stack demand="" main="" of="" program="" r="" w="">, <total demand="" r="" stack="" system="" w=""></total></stack></bottom></pre>	ODFH	337в

## Description:

When the ENTM entry point is used, a new stack is initialized. A value of <stack demand of main program> greater than or equal to <total system stack demand> will cause a stack overflow trap condition.

If ENTM is entered from another domain, TOS is not saved on the old stack, but is stored in the domain information table. Also THA, LL and HL are stored and new contents for these registers are fetched from the new domain information table.

ENTM is the only entry point that may be called from another domain.

Trap conditions: Addressing traps, Instruction Sequence Error, Stack Overflow

#### Initializations performed:

```
<<br/>
tom of stack>>
                               -> B
oldB
                               -> B.PREVB
TOS
                               -> IND(oldB.SP)
<<boty><br/>f stack>> +
<total system stack demand>
                             -> TOS
return address
                               -> B.RETA -> L
<<br/>
<br/>
tom of stack>> +
⟨stack demand of main program⟩ -> B.SP
number of arguments
                     -> B.N
addresses of arguments
                              -> B.arg
```

# If change of domain:

0	-> B.PREVB
0	-> B.RETA
TOS, LL, HL, THA	-> old domain information table
TOS, LL, HL, THA entries in	
new domain information table	-> TOS, LL, HL, THA

## ENTD - enter subroutine directly

Assembly	Hex	Octal
notation	code	code
ENTD	09CH	234B

#### Description:

With ENTD as entry point, no initialization of local data area or parameter address transfer is performed. If the subroutine calls other subroutines, the L register must be saved and restored explicitly.

The call to ENTD must have zero parameters. A non-zero number of arguments will cause an instruction sequence error trap condition.

Trap conditions: Address Trap Fetch, Instruction Sequence Error

## Initializations performed:

return address -> L

#### ENTS - enter stack subroutine

Assemb		Hex	Octal
notati		code	code
ENTS	<pre><stack demand="" r="" w=""></stack></pre>	ов8н	270B

#### Description:

The  $\langle$ stack demand $\rangle$  is the number of bytes needed for the local data field of the subroutine, including the predefined locations PREVB, RETA, SP, AUX and N (a total of 20 bytes). There will be a stack overflow trap condition if B +  $\langle$ stack demand $\rangle$  is greater than or equal to TOS.

## ENTSN - enter maximum number of arguments stack subroutine

Assemb	Ly	Hex	Octal
notati	nc	code	code
ENTSN	<pre><stack demand="" r="" w="">, <max arg.="" no.="" of="" r="" w=""></max></stack></pre>	OBAH	272B

## Description:

ENTSN is similar to ENTS, but only the <max no. of arg.> are transferred to the stack, the remaining ones are ignored.

Trap conditions: Addressing traps, Stack Overflow, Instruction Sequence Error

#### Initializations performed:

B.SP	->	В
oldB	->	B.PREVB
return address	->	B.RETA -> L
newB + <stackdemand></stackdemand>	->	B.SP
number of arguments	->	B.N
addresses of arguments	->	B.ARG

## ENTF - enter subroutine

Assembl notation	•					Octal code
ENTF	⟨⟨address	of local	data	area/r/W>>	ODDH	335B

## Description:

Enter subroutine with fixed data area. Variables will keep their values between calls.

## ENTFN - enter maximum number of arguments subroutine

Assemb notati	· ·		Octal code
	<pre>&lt;<address area="" data="" local="" of="" r="" w="">&gt;,</address></pre>	ODEH	
	<pre><max arg.="" no.="" of="" r="" w=""></max></pre>		

#### Description:

ENTFN is similar to ENTF, but only the  $\langle \max$  no. of arg. $\rangle$  will be transferred to the stack, the remaining ones ignored.

Trap conditions: Addressing traps, Instruction Sequence Error

#### Initializations performed:

## ENTT - enter trap handler

Assemb.	Ly	Hex	Octal
notatio	n	code	code
ENTT	<pre><trap demand="" handler="" main="" program="" r="" stack="" w="">, <total demand="" handler="" r="" stack="" trap="" w=""></total></trap></pre>	ОВСН	274B

#### Description:

ENTT is the trap handler entry point. A trap handler is called when a trap condition arises and the trap enable bit is set for the trap in question. When a trap handler routine is called, the start address is taken from a trap handler entry point vector. The THA register holds the address of this vector. The area following the trap handler vector is used as a local data area for the trap handler routine called. It has a special layout illustrated in the chapter 6 on traps.

The register block is stacked as shown in table 5 on page 15.

The instruction may start at any byte in the first word. 'Trapping P', saved as arg1, is the address of the first byte of the instruction causing the trap.

Trap conditions: Addressing traps, Instruction Sequence Error (No traps are handled locally.)

Figure 43 shows the layout of the data structure when entering ENTT.




Figure 43. Layout of Data Structure when entering ENTT

## ENTB - enter subroutine with buddy allocation

Assemb	Assembly				
<u>notati</u>	on		code	code	
ENTB	<pre><log by="" r="" size=""></log></pre>		OBDH	275B	

# Description:

A local data area of size 2\*\*<log size> words is allocated from the heap and the subroutine is entered. There will be a stack overflow trap if there are no elements of the specified size (or larger) available from the heap. (See section 3.3 on buddy allocation for detailed description.)

In certain combinations of ENTB and ENTS there is a danger of allocating overlapping data areas.

Trap conditions: Addressing traps, Stack Overflow, Instruction Sequence Error

# Initializations performed:

address of heap element -> B
oldB -> B.PREVB
oldB.SP -> B.SP
return address -> B.RETA -> L
log size -> B.LOG
number of arguments -> B.N
addresses of arguments -> B.ARG

## 13.11 <u>Subroutine return</u>

Assembly notation	Name	Hex code	Octal code
RET RETK RETD RETT IF K RET RETB RETBK	clear flag return from subroutine set flag return from subroutine return from direct subroutine trap handler return if flag set subroutine return buddy subroutine return set flag buddy subroutine return	080H 081H 082H 083H 09DH 0FE1CH 0FE1DH	200B 201B 202B 203B 235B 177034B 177035B

## Operation:

RET:	O -> STATUS.K B.RETA -> P -> L B.PREVB -> B
RETK:	1 -> STATUS.K B.RETA -> P -> L B.PREVB -> B
RETD:	L -> P
RETT:	The register block is loaded from B.arg2B.arg40. OTE, TEMM, CED and CAS are loaded from the domain information table. The status register is loaded partly from B.arg18B.arg19 and partly from the domain information
IF K RET:	<pre>If STATUS.K = 1 then     B.RETA -&gt; P -&gt; L B.PREVB -&gt; B endif</pre>
RETB:	Local data area released to heap 0 -> STATUS.K B.RETA -> P -> L B.PREVB -> B
RETBK:	Local data area released to heap

#### Description:

## RET, RETK

Return from subroutine with local data area. The new base register and return address are taken from the current local data area. RETK will set the flag bit of the status register; RET will clear it.

1 -> STATUS.K B.RETA -> P -> L B.PREVB -> B

## IF K RET

If the flag bit K is set when the IF K RET instruction is executed, a subroutine return is performed with the flag bit remaining set. Otherwise control goes to the next instruction.

#### RETD

Load the new program counter from the link register.

#### RETT

Return from the trap handler. When RETT is executed, the register block is loaded from the first part of trap-handler data area. The non-ignorable and fatal status bits are loaded from the domain information table. The OTE register is loaded from the domain information table. PREVB and RETA are not used or tested. CED of the trapped domain is compared to actual CED. If they are unequal, CED is changed back to trapped domain.

#### RETB, RETBK

Return from subroutine using a heap element as local data area. The local data area is released to the heap described by the variables pointed at by the TOS register. (See section about heap management for further explanation.)

Trap conditions: Addressing traps, Stack Underflow, Branch Trap

Data status bits: Unaffected

The programmer must ensure that the appropriate return instruction is executed. Subroutines entered through an ENTS, ENTSN, ENTF or ENTFN instruction should be left through a RET, RETK or IF K RET instruction. ENTD routines should be left through RETD, ENTT routines through RETT, ENTB routines through RETB or RETBK.

If B.PREVB or B.RETA is zero, the RET, RETK and IF K RET instructions will compare CAD from DIT of calling domain to CED. If they are equal, a stack underflow trap condition occurs. If CAD from DIT of calling domain is not equal to CED, the current domain is changed back to CAD from DIT of calling domain, and the B, P, and CAD registers are loaded from the new domain information table. The TOS, HL, LL and THA values are loaded from the new domain information table.

RETT will compare the domain number of the trapped domain (saved in the domain information table) with the number of the current executing domain. If they are equal, RETT returns within the same domain. Otherwise RETT changes the domain to the domain number saved on the stack.

# CHAPTER 14

STRING INSTRUCTIONS

AL HETHERD

SINDERSON CHESTROSCETECTICS

# 14 STRING INSTRUCTIONS

## 14.1 Introduction

The string handling instructions make special use of the I1 and I2 registers as pointers in the source and destination string respectively. I2 is also used for those instructions which have two source operands, as a pointer in the second source string.

The register contains the character number within the string, starting at zero. It is not initialized before the instruction is executed and may be set by the user to point at any character. Characters outside the range indexed by the string instruction are unaffected.

The operand in the instruction is the address of a string descriptor giving the length of the string and its start address. A DESC prefix is not allowed in the operand specifier; the descriptor addressing format is implicit in string instructions. If the ALT prefix is used, the descriptor is found in the current domain. Only the byte string is found in the alternative domain. Operands that are not strings are addressed directly and maybe prefixed by DESC.

Addressing traps may be caused by the addressing of the descriptor or by the address field in the descriptor.

## CHARACTER TRANSLATION

Some instructions refer to a translation table. The table is 256 contiguous bytes and a translation is a reference in this table which uses the byte to be translated as an index. In the instruction descriptions Tr(S(II)) means that the specified element is translated via a translation table. The translation table is addressed directly, not via an implicit descriptor. If the translation table is addressed via an explicit descriptor operand, the index register is not incremented.

## DATA STATUS BITS

The data status bits Z and S and the K flag may be affected by the string operations. The data status bits not mentioned in the string instruction description are all zero after the execution of the instruction. Carry and overflow are always cleared.

The K flag always reflects the termination condition; the previous setting of the flag is lost. If a numeric argument (for example in the SFILLN instruction) is addressed via a descriptor, the descriptor addressing will not affect the K bit.

## TERMINATION CONDITIONS

Execution of an instruction may terminate for various reasons and the termination condition sets the K, Z and/or S status bits.

If the destination pointer register (I2) is incremented beyond the last element of the destination string, the termination condition is

called Destination full, implying that 1 -> K. Execution termination for reasons other than destination full implies that  $0 \to K$ .

If the source pointer register (usually I1) is incremented beyond the last element of the source string, the termination condition is called

Each instruction gives different statuses to the Z and S bits.

After execution, I1 and I2 remain unmodified, and point to either the next element or to the element satisfying the specified condition, depending on the termination conditions. The next element is the first one not referred to by the instruction. It is the first character beyond the end of the string if the end of the string has been reached.

Source empty or Destination full implies that I1 and I2 point to the next element. conditions that terminate as a result of the condition being satisfied and instructions with will leave the I1 and I2 registers pointing to the element causing the termination.

When more than one termination condition is reached at the same time, the instruction terminates with the first one mentioned in the termination condition list of the instruction.

#### ADDRESSING OUTSIDE STRINGS

If the pointer register points outside the string when the instruction starts execution, a descriptor range trap condition arises. This may occur for source strings as well as for destination strings.

Addressing a string of length zero will always be outside the string.

If any string operand is addressed outside its legal range, no string elements will be examined, moved, or compared. The I1 and I2 registers are then unmodified, and a descriptor-range trap condition occurs. If a  $\langle$ =source= $\rangle$  operand or both  $\langle$ =source= $\rangle$  and  $\langle$ =dest= $\rangle$  are addressed outside the strings, the instruction will terminate with K=0. Addressing outside the  $\langle$ =dest= $\rangle$  string, but within the  $\langle$ =source= $\rangle$  string, will cause termination with K=1.

## OVERLAPPING STRINGS

Strings occupying the same locations in memory are said to be <u>overlapping</u>. If the source and destination operands overlap, the result will be as intended only if an element in the source string of the old contents is moved out before it is overwritten with a new value. In cases where the length of the string operands can be determined prior to start of execution, the microcode will take care of overlap; if necessary, by operating on the string elements in the reverse order.

For instructions containing a 'while' or 'until' condition, the length cannot be determined before execution has been started, and it is not possible to predict the degree of overlapping. The programmer must ensure that strings do not overlap, otherwise the results are unpredictable.

## NOTATIONS

Instruction descriptions use the following notation:

<=operand=> : Implicit descriptor operand, i.e. the specified operand

is a descriptor and the operand of the instruction is

accessed via this descriptor.

:- : "is set to point at"

S(I1) : I1'st character in source string

D(I2) : I2'nd character in destination or source-2 string
tr(char) : char translated via the \tans table > operand

## 14.2 String move

Format:

t SMOVE  $\langle -\text{source}/r/t/\text{I1} = \rangle, \langle -\text{dest}/w/t/\text{I2} = \rangle$ 

	embly ation	Name	Hex code	Octal code
BI	SMOVE	bit string move byte string move halfword string move word string move float string move double float string move	OFD66H	176546B
BY	SMOVE		OFD67H	176547B
H	SMOVE		OFD68H	176550B
W	SMOVE		OFD69H	176551B
F	SMOVE		OFD6AH	176552B
D	SMOVE		OFD6BH	176553B

Operation:

while not end of strings do

 $S(I1) \rightarrow D(I2)$ ,  $I1+1 \rightarrow I1$ ,  $I2+1 \rightarrow I2$ 

enddo

#### Description:

String elements are moved from the  $\langle = source = \rangle$  operand to the  $\langle = dest = \rangle$  operand until the end of  $\langle = source = \rangle$  is reached or the  $\langle = dest = \rangle$  is full.

Overlap is taken care of.

#### Terminating conditions:

outside source: K=0 I1, I2 unmodified, DR trap condition outside dest: K=1 I1, I2 unmodified, DR trap condition source empty: K=0 I1, I2:- next element

dest full: K=1 II, I2 :- next element

## Example:

Move the double float array whose descriptor is argument DATABLOCK to the area described by local descriptor  ${\tt COPY}$ 

W1 CLR; W2 CLR

D SMOVE IND(B.DATABLOCK), B.COPY

# 14.3 String move while

Form	Format: BY SMVWH <=source/r/BY/I1=>,<=dest/w/ <mask by="" r="">, <test by="" r=""></test></mask>					
Asse nota	U	Name			Hex code	Octal code
ВУ	SMVWH	byte	string	move while	OFD72H	176562B

Operation: w

while not end of strings

and S(I1) AND  $\langle mask \rangle = \langle test \rangle$  do

 $S(I1) \rightarrow D(I2)$ ,  $I1+1 \rightarrow I1$ ,  $I2+1 \rightarrow I2$ 

enddo

#### Description:

Bytes are moved from the  $\langle = source = \rangle$  operand to the  $\langle = dest = \rangle$  operand. When the result of a logical AND between the moved byte and the  $\langle mask \rangle$  operand is equal to the value of the  $\langle test \rangle$  operand, the moving continues until the  $\langle = source = \rangle$  operand is empty or the  $\langle = dest = \rangle$  operand is full. Overlap is not taken care of.

## Terminating conditions:

outside source:	K=O	Z=0	I1,	I2 unmodified, DR trap condition
outside dest:	K=1	Z=0	Ι1,	I2 unmodified, DR trap condition
different bytes:	K=O	Z=0	I1,	<pre>I2 :- differing bytes</pre>
source empty:	K=O	Z=1	I1,	I2 :- next element
dest full:	K=1	Z=1	I1,	I2 :- next element

#### Example:

Copy characters from INPUT to BUFFER as long as the characters are in the range 100B to 200B, starting at current character positions in I1 and I2

BY SMVWH INPUT, BUFFER, 300B, 100B

# 14.4 String move until

Format:	BY SMVUN <=source/r/BY/I1=>,<=dest/w/BY <mask by="" r="">, <test by="" r=""></test></mask>	Y/I2=>,	
Assembly notation	Name	Hex code	Octal code
BY SMVUN	byte string move until	OFD73H	176563В
Operation:	<pre>while not end of strings and S(I1) AND <mask> &gt;&lt; <test> do    S(I1) -&gt; D(I2), I1+1 -&gt; I1, I2+1 -&gt; enddo</test></mask></pre>	12	

#### Description:

Bytes are moved from the <=source=> to the <=dest=> operand until the <=source=> is empty, the <=dest=> is full or the result of a logical AND between the next byte to be moved and the value of the <mask> operand is equal to the value of the <test> operand. Overlap is not taken care of.

The byte satisfying the until-condition is not moved.

## Terminating conditions:

outside source:	K=O	Z=0	I1,	I2 unmodified, DR trap condition
outside dest:	K=1	Z=O	I1,	I2 unmodified, DR trap condition
byte found:	K=O	Z=1	I1,	<pre>12 :- found byte in source</pre>
source empty:	K=O	Z=0	I1,	<pre>I2 :- next element</pre>
dest full:	K=1	Z=0	I1,	<pre>12 :- next element</pre>

#### Example:

Copy characters from argument ARG on the alternative domain to the global string LINE in the current domain. An apostrophe (ASCII 47B) is interpreted as the end of the source string.

```
W1 CLR; W2 CLR
BY SMVUN ALT(IND(B.ARG)), LINE, 177B, 47B
```

## 14.5 String move translated

Format: BY SMVTR <=source/r/BY/I1=>,<=dest/w/BY/I2=>, <trans table/aa/BY>

Assembly Hex Octal notation Name code code

BY SMVTR byte string move translated OFD74H 176564B

Operation: while not end of strings do

 $tr(S(I1)) \rightarrow D(I2)$ ,  $I1+1 \rightarrow I1$ ,  $I2+1 \rightarrow I2$ 

enddo

#### Description:

Bytes from the <=source=> operand are translated via a translation table found at the address specified in the operand <trans table>. Translated bytes are moved from the <=source=> to the <=dest=> operand until the <=source=> is empty or the <=dest=> is full. Overlap is taken care of.

# Terminating conditions:

outside source: K=0 II, I2 unmodified, DR trap condition outside dest: K=1 II, I2 unmodified, DR trap condition

source empty: K=0 I1, I2 :- next element dest full: K=1 I1, I2 :- next element

#### Example:

Convert the string CHARACTERS from EBCDIC to ASCII

W1 CLR; W2 CLR

BY SMVTR CHARACTERS, CHARACTERS, EBCDIC2ASCII

# 14.6 String move translated until

```
Format:
                       SMVTU \langle \text{source/r/BY/I1=} \rangle, \langle \text{-dest/w/BY/I2=} \rangle,
                                <trans table/aa/BY>
Assembly
                                                                       Hex
                                                                                 Octal
notation
                  Name
                                                                       code
                                                                                 code
BY SMVTU
                  byte string move translated until
                                                                       OFD75H
                                                                                 176565B
Operation:
                  while not end of strings
                  and tr(S(I1)) > \langle ASCII "escape" do
                      if tr(S(I1)) > \langle zero then \rangle
                          tr(S(I1)) \rightarrow D(I2), I2+1 \rightarrow I2
                      endif'
                      I1+1 -> I1
                 enddo
```

## Description:

Bytes from the <=source=> operand are translated via the translation table found at the address specified in the <trans table> operand.
Translated bytes are moved from <=source=> to <=dest=> string if they are not zero. The move operation stops if the translated byte is equal to ASCII "escape" (O1BH or 33B), the <=source=> is operand is empty, or the <=dest=> operand full. Overlap is not taken care of.

The "escape" character is not moved.

#### Terminating conditions:

```
outside source: K=0
                      Z=0
                            I1, I2 unmodified, DR trap condition
outside dest:
                            I1, I2 unmodified, DR trap condition
               K=1
                      Z=0
"escape" found: K=0
                      Z=1
                            I1, I2 :- position of "escape".
source empty:
                K=0
                      Z=0
                            I1, I2 :- next element
dest full:
                K=1
                      Z=0
                            I1, I2 :- next element
```

#### Example:

Remove ASCII NULs and translate to uppercase the string described by record variable TEXT, copying it to the string described by TEXT2, starting at the current position

BY SMVTU R.TEXT, TEXT2, UPPERCASETABLE

# 14.7 String move m elements

For	/I2=>, <m <="" th=""><th>r/W&gt;</th></m>	r/W>		
Assembly notation		Name	Hex code	Octal code
BI BY H W F D	SMOVN SMOVN SMOVN SMOVN SMOVN SMOVN	string move m bits string move m bytes string move m halfwords string move m words string move m floats string move m double floats	OFD76H OFD77H OFD78H OFD79H OFD7AH OFD7BH	176570B 176571B 176572B
Оре	ration:	<pre>0 -&gt; i while not end of strings and i &lt; m do     S(I1) -&gt; D(I2)     I1 + 1 -&gt; I1, I2 + 1 -&gt; I2     i + 1 -&gt; i enddo</pre>		

## Description:

M items are moved from the  $\langle = source = \rangle$  to the  $\langle = dest = \rangle$  operand, unless the end of the  $\langle = source = \rangle$  operand is reached or the  $\langle = dest = \rangle$  operand full. Overlap is taken care of.

#### Terminating conditions:

```
outside source: K=0 Z=0 I1, I2 unmodified, DR trap condition outside dest: K=1 Z=0 I1, I2 unmodified, DR trap condition m items moved: K=0 Z=1 I1, I2 :- next element source empty: K=0 Z=0 I1, I2 :- next element dest full: K=1 Z=0 I1, I2 :- next element
```

## Example:

Copy next 64 bits from S1 to start of S2, both global descriptors

```
W2 CLR
BI SMOVN S1, S2, 64
```

## 14.8 String fill

Format: tn SFILL <=dest/w/t/I2=>

Assembly notation		Name	Hex code	Octal code
BIn BYn Hn Wn Fn Dn	SFILL SFILL SFILL SFILL SFILL SFILL	bit string fill byte string fill halfword string fill word string fill float string fill double float string fill	OFD7CH+(n-1) OFD8OH+(n-1) OFD84H+(n-1) OFD88H+(n-1) OFD8CH+(n-1) OFD9OH+(n-1)	176574B+(n-1) 176600B+(n-1) 176604B+(n-1) 176610B+(n-1) 176614B+(n-1) 176620B+(n-1)
Operation:		while not end of string do tn -> D(I2) I2 + 1 -> I2		

Description:

enddo

The contents of the specified register are put into every element of the <=dest=> string starting at the element specified by the I2 register.

## Terminating conditions:

outside dest: K=1 I2 unmodified, DR trap condition string filled: K=1 I2 :- next element

#### Example:

Fill the remaining characters of STRING with ASCII spaces (40B)

BY3 := 40B

BY3 SFILL STRING

## 14.9 String fill m elements

Format:	tn SFILLN $\langle -\text{dest/w/t/I2} \rangle$ , $\langle \text{m/r/W} \rangle$		
Assembly notation	Name	Hex code	Octal code
BIn SFILLN BYn SFILLN Hn SFILLN Wn SFILLN Fn SFILLN Dn SFILLN	string fill m bits string fill m bytes string fill m halfwords string fill m words string fill m floats string fill m double float	OFD94H+(n-1) OFD98H+(n-1) OFD9CH+(n-1) OFDAOH+(n-1) OFDA4H+(n-1) OFDA8H+(n-1)	176624B+(n-1) 176630B+(n-1) 176634B+(n-1) 176640B+(n-1) 176644B+(n-1) 176650B+(n-1)
Operation:	<pre>0 -&gt; i while not end of string and     tn -&gt; D(I2)     I2 + 1 -&gt; I2     i + 1 -&gt; i enddo</pre>	i < m do	

#### Description:

If the number of elements in the <=dest=> string, starting at the element indicated by I2, is greater than m, the contents of the specified register are stored in the m first elements of the <=dest=> string, starting at element I2. Otherwise all elements of the <=dest=> string from I2 to the end are filled with the contents of the register.

m is unsigned.

#### Terminating conditions:

outside dest: K=1 Z=0 I2 unmodified, DR trap condition m elements filled: K=0 Z=1 I2 :- next element dest full: K=1 Z=0 I2 :- next element

## Example:

Zero fill the lower 100 words of the word string described by local FI

W1 CLR; W2 CLR W1 SFILLN B.FI, 100

#### 14.10 String compare

Format: BY SCOMP <=source-1/r/BY/I1=>,<=source-2/r/BY/I2=> Assembly Hex Octal notation Name code code BY SCOMP OFDACH 176654B byte string compare Operation: while not end of strings and S(I1) = D(I2) do  $I1+1 \rightarrow I1$ ,  $I2+1 \rightarrow I2$ 

#### Description:

Bytes from the  $\langle = source-1= \rangle$  string are compared with the corresponding bytes in the  $\langle = source-2= \rangle$  string until unequal bytes are found, or until the end of  $\langle = source-1= \rangle$  or  $\langle = source-2= \rangle$  string is reached. When unequal bytes are found, the status bits Z and S and the K flag will indicate the termination condition. The byte elements are considered to be unsigned values.

If both operands are addressed outside strings they will compare as "exact match". <=source-1=> addressed outside the string will compare as "<=source-1=> shorter than <=source-2=>". <=source-2=> addressed outside the string will compare as "<=source-1=> longer than <=source-2=>". In either case I1, I2 are unmodified and a descriptor range trap condition arises.

#### Terminating conditions:

both operands outside string: K=() Z=1 S=0 I1, I2 unmodified, DR trap condition S=0 I1, I2 :-next element exact match: K=0Z=1S=0 I1, I2 :- next element source-1 longer: K=() Z=0 source-2 longer: K=0 Z=0 S=1 I1, I2 :- next element greater byte in source-1: K=1Z=0 S=0 I1, I2 :- differing elements smaller byte in source-1: K=1 Z=0 S=1 I1, I2:- differing elements

#### Example:

Scan INPUTLINE and local COMMAND from the current positions until different characters are found or end of string is reached

BY SCOMP INPUTLINE, B.COMMAND

## 14.11 String compare translated

Format: BY SCOTR  $\leq \frac{1}{r} \frac{BY}{I1} > \leq \frac{2}{r} \frac{BY}{I2} > \ldots$ <trans table/aa/BY> Assembly notation Name code code BY SCOTR byte string compare translated OFDADH 176655B Operation: while not end of strings and tr(S(I1)) = tr(D(I2)) do  $I1+1 \rightarrow I1$ ,  $I2+1 \rightarrow I2$ enddo

#### Description:

Translated bytes from the <=source-1=> string are compared with the corresponding translated bytes in the <=source-2=> string. This comparison continues until unequal bytes are found, or until the end of the <=source-1=> or <=source-2=> string is reached. The byte elements are considered to be unsigned values.

If both operands are addressed outside strings they will compare as "exact match". <=source-1=> addressed outside the string will compare as "<=source-1=> shorter than <=source-2=>". <=source-2=> addressed outside the string will compare as "<=source-1=> longer than <=source-2=>". In either case I1, I2 are unmodified and a descriptor-range trap condition arises.

#### Terminating conditions:

both operands outside string: K=0 Z=1 S=0 I1, I2 unmodified, DR trap condition I1, I2 :- next element exact match: K=O Z=1S=0 source-1 longer: K=0 Z=0 S=0 I1, I2 :- next element source-2 longer: K=0 Z=0 S=1 I1, I2 :- next element greater byte in source-1: K=1 Z=0S=0 I1, I2: - differring elements smaller byte in source-1: K=1 Z=0 S=1 I1, I2:- differing elements

#### Example:

Scan INPUTLINE and local COMMAND from the current position until end of string or different characters, converting to uppercase

BY SCOTR INPUTLINE, B.COMMAND, UPPERCASE

#### 14.12 String compare with pad

Format: BY SCOPA  $\langle = source - 1/r/BY/I1 = \rangle$ ,

 $\langle = source - 2/r/BY/I2 = \rangle$ ,  $\langle pad/r/BY \rangle$ 

Assembly Hex Octal code code

BY SCOPA string compare with pad OFDBEH 176676B

Operation: while not end of strings

and S(I1) = D(I2) do

I1+1 -> I1, I2+1 -> I2

enddo

#### Description:

Bytes from the <=source-1=> string are compared with the corresponding bytes in the <=source-2=> string until unequal bytes are found, or until the end of both strings has been reached. If the lengths of the <=source-1=> and <=source-2=> strings are not equal, the shorter string is concatenated with a string of pad bytes. The length of the pad string is equal to the difference in length of the <=source-1=> and the <=source-2=> string.

An operand addressed outside the string is treated as consisting of pad bytes only. Two operands both addressed outside the strings will compare as "exact match". The pointer registers are unmodified. In either case a descriptor-range trap condition arises.

When unequal bytes are found, the status bits Z and S and the K flag will indicate the termination condition.

The byte elements are considered to be unsigned values.

#### Terminating conditions:

exact match: K=0 Z=1 S=0 I1, I2:- next element

greater byte

in source-1: K=1 Z=0 S=0 I1, I2:- differing elements

smaller byte

in source-1: K=1 Z=0 S=1 I1, I2:- differing elements

#### Example:

Compare argument ITEM with global TABLE, padding with ASCII spaces

BY SCOPA IND(B.ITEM), TABLE, 20H

#### 14.13 String compare translated with pad

Format: BY SCOPT <=source-1/r/BY/I1=>,<=source-2/r/BY/I2=>, <trans table/aa/BY>,<pad/r/BY>

Assembly notation Name Hex Octal code code

BY SCOPT string compare translated with pad OFDBFH 176677B

Operation: while not end of strings

and tr(S(I1)) = tr(D(I2)) do

I1+1 -> I1, I2+1 -> I2 (see note below)

enddo

#### Description:

Translated bytes from the <=source-1=> string are compared with the corresponding translated bytes in the <=source-2=> string. The comparison continues until unequal bytes are found or the ends of both strings has been reached. If the lengths of the <=source-1=> and <=source-2=> strings are unequal, the shorter string is concatenated with a string of pad bytes. The length of the pad string is equal to the difference in length of the <=source-1=> and the <=source-2=> string. The pad byte is also translated.

An operand addressed outside the string is treated as consisting of pad bytes only. Two operands both addressed outside the strings will be compared as an "exact match". The pointer registers are unmodified. In either case, a descriptor range trap condition arises.

When unequal bytes are found, the status bits Z and S and the K flag will indicate the termination condition. The byte elements are considered to be unsigned values.

Note: The index registers are not incremented when padding a string.

#### Terminating conditions:

exact match: K=0 Z=1 S=0 I1, I2:- next el. or end of string greater byte

in source-1: K=1 Z=0 S=0 I1, I2:- differing elements

smaller byte

in source-1: K=1 Z=0 S=1 I1, I2:- differing elements

#### Example:

Compare ITEM on the alternate domain from the 10th character to LIST from the 0th character, translating to uppercase. Pad byte is zero

W1 := 10; W2 CLR BY SCOPT ALT(ITEM), LIST, UPPERCASE, O

## 14.14 String skip elements

Format: BY SSKIP <=source/r/BY/I1=>, <test/r/BY> Assembly Octal Hex notation Name code code BY SSKIP skip elements OFDAEH 176656B Operation: while not end of string and  $S(I1) = \langle test \rangle$  do I1 + 1 -> I1 if  $S(I1) \gg \langle test \rangle$  then  $0 \rightarrow S$ else 1 -> S endif

#### Description:

Bytes in the <=source=> operand are examined one by one until an examined byte is different from the <test> operand or until the end of the <=source=> operand is reached. A <=source=> operand addressed outside the string will cause immediate termination with I1 unmodified and cause a descriptor range trap condition.

The byte elements are considered to be unsigned values.

### Terminating conditions:

outside source: K=0 Z=1S== I1 unmodified, DR trap condition byte >> <test> : K=0 Z=0S=0 I1 :- differing element byte << <test> : K=0 Z=0S=1 I1 :- differing element source empty: Z=1S=0 I1 :- next element K=0

#### Example:

Skip ASCII spaces from the current character in the string described by record addressed LINE

BY SSKIP R.LINE, 32

## 14.15 String locate element

Format:

t SLOCA <=source/r/t/I1=>,<test/r/BI,BY>

Assembly notation Name Hex Octal code code

BI SLOCA string locate bit OFDAFH 176657B
BY SLOCA string locate byte OFDBOH 176660B

Operation:

while not end of string

and  $S(I1) > \langle test \rangle$  do

I1 + 1 -> I1

enddo

#### Description:

The <=source=> operand is examined element by element until an examined element is equal to the <test> operand or until the end of <=source=> operand is reached.

#### Terminating conditions:

outside source: K=O Z=1 I1 unmodified, DR trap condition

element = <test>: K=0 Z=1 I1 :- found element source empty: K=0 Z=0 I1 :- next element

#### Example:

Find the next reset bit in the bit string on the alternative domain described by the record variable RESERVED

BI SLOCA ALT(R.RESERVED), O

## 14.16 String scan

Format: BY SSCAN <=source/r/BY/I1=>, <mask/r/BY>,

<trans table/aa/BY>

Assembly notation Name Code code

BY SSCAN string scan OFDB1H 176661B

Operation: while not end of string

and tr(S(I1)) AND  $\langle mask \rangle = zero$  do

I1 + 1 -> I1

enddo

#### Description:

The <=source=> operand is scanned until the result of a logical AND between the current translated byte and <mask> is different from zero, or until the end of <=source=> operand is reached.

## Terminating conditions:

outside source: K=O Z=1 I1 unmodified, DR trap condition

byte AND mask> $\langle$ zero: K=0 Z=0 I1 :- found element source empty: K=0 Z=1 I1 :- next element

## Example:

Skip through argument FUNCTION until a byte with one of the bits set in the mask ACTIVE, translated through the table FNTAB in the alternative domain, is encountered

BY SSCAN IND(B.FUNCTION), ACTIVE, ALT(FNTAB)

#### 14.17 String span

Format: BY SSPAN  $\langle = source/r/BY/I1 = \rangle, \langle mask/r/BY \rangle$ , <trans table/aa/BY> Assembly Hex Octal notation Name code code BY SSPAN string span OFDB2H 176662B while not end of string Operation: and tr(S(I1)) AND  $\langle mask \rangle \rangle \langle zero do$  $I1 + 1 \rightarrow I1$ enddo

## Description:

The <=source=> operand is examined until the result of a logical AND between the examined byte translated and the <mask> is equal to zero, or until the end of <=source=> operand is reached.

## Terminating conditions:

outside source: K=0 Z=0 I1 unmodified, DR trap condition tr(byte) AND mask = zero: K=0 Z=1 I1 :- found element source empty: K=0 Z=0 I1 :- next element

#### Example:

Skip the rest of a string fragment DIRECTIVE which is terminated by a character translating to zero in the local table CODETABLE

BY SSPAN DIRECTIVE, OFFH, B.CODETABLE

## 14.18 String match

Format: BY SMATCH <=substring/r/BY/I1=>,<=string/r/BY/I2=>

Assembly Hex Octal code code

BY SMATCH string match OFDB3H 176663B

#### Operation:

#### Description:

The <=string=> operand is examined until either a substring equal to <=substring=> is found or the end of <=string=> operand is reached.

The I1 register is left unmodified.

A <=substring=> operand or both <=string=> and <=substring=> operands addressed outside the strings are treated as if the <=substring=> is immediately found (Z=1). A <=string=> operand addressed outside the string and a <=substring=> operand addressed within the string is treated as <=substring=> not found (Z=0). Both cases will cause a descriptor-range trap condition.

#### Terminating conditions:

```
outside substring: K=0 Z=1 I2 unmodified, DR trap condition outside string: K=0 Z=0 I2 unmodified, DR trap condition substring found: K=0 Z=1 I2:- first matching byte source empty: K=0 Z=0 I2:- next element
```

#### Example:

Set I2 to point to the next occurence of COMMA in PARAMETERS
BY SMATCH COMMA, PARAMETERS

## 14.19 Set parity in string

Format: BY SSPAR <=string/rw/BY/I1=>, <mode/r/BY>

Assembly Hex Octal notation Name code code

BY SSPAR set parity in string

OFDB4H 176664B

Operation: while not end of string do

parity according to <mode> -> bit 7 of S(I2)

I1 + 1 -> I1

enddo

## Description:

The parity bit (bit 7) in every byte in <=string=> is set according to the following values of the <mode> operand:

- 0 clear parity
- 1 set parity
- 2 even parity
- 3 odd parity

Any other value will cause an illegal operand value trap condition.

Terminating conditions: K=1

#### Example:

Set even parity in local string OUTPUT

BY SSPAR B.OUTPUT, 2

## 14.20 Check parity in string

Format: BY SCHPAR <=string/r/BY/I1=>, <mode/r/BY>

Assembly notation Name Hex Octal code code

BY SCHPAR check parity in string OFDB5H 176665B

Operation: 0 -> Z

while not end of string

and bit 7 of S(I1) = parity according to  $\langle mode \rangle$  do

I1 + 1 -> I1

enddo

if bit 7 of  $S(I1) > \langle parity according to \langle mode \rangle$  then

1 -> Z

endif

## Description:

The parity bit (bit 7) in every byte in <=string=> is checked according to the following values of the <mode> operand:

- 0 clear parity
- 1 set parity
- 2 even parity
- 3 odd parity

Any other value will cause an illegal operand value trap condition.

## Terminating conditions:

outside string: K=O Z=O I1 unmodified, DR trap condition

string empty: K=0 Z=0 I1 :- next element

parity error found: K=0 Z=1 I1:- element with wrong parity

## Example:

Check that parity is set according to argument MODE in all characters in record variable BUFFER

W1 CLR
BY SCHPAR R.BUFFER, IND(B.MODE);

## CHAPTER 15

MISCELLANEOUS INSTRUCTIONS

CHAPTER 15

EXPORTABLE ENGINEERS CHOCKETHOUSE

#### 15 MISCELLANEOUS INSTRUCTIONS

## 15.1 Block move and Fill

Format: t BMOVE  $\langle \text{source/r/t} \rangle$ ,  $\langle \text{dest/w/t} \rangle$ ,  $\langle \text{m/r/W} \rangle$ 

Assembly notation		Name	Hex code	Octal code
ВУ	BMOVE	byte block move	OFD2OH	176440B
Н	BMOVE	halfword block move	OFE78H	177170B
W	BMOVE	word block move	OFE79H	177171B
F	BMOVE	float block move	OFE7AH	177172B
D	BMOVE	double float block move	OFE7BH	177173B
0p€	eration:	0 -> i		

while i < m do

 $source(i) \rightarrow dest(i); i + 1 \rightarrow i$ 

enddo

#### Description:

 $\langle m \rangle$  elements are moved from the  $\langle \text{source} \rangle$  to the  $\langle \text{dest} \rangle$  operand. The operands are pointers to the start of the blocks. Overlap is taken care of. Constants and registers are illegal as destination operands. When a register or a constant is specified as a source operand, the destination string is filled with  $\langle m \rangle$  elements equal to the value of the  $\langle \text{source} \rangle$  operand.  $\langle m \rangle$  is unsigned.

Trap conditions: Addressing traps

Data status bits: All cleared

Terminating conditions: m elements moved

#### Example:

Fill local data area of routine (excluding header) with the largest negative word value (bit pattern equivalent to float minus zero) with the intention of facilitating detection of uninitialized variables

W1 := 080000000H W BMOVE W1, B.20, AREASIZE

## 15.2 Data type conversion

Format:	t1	t2CONV	<pre><source r="" t1=""/>, <dest t2="" w=""></dest></pre>
---------	----	--------	---

	sembly cation	Name	Hex code	Octal code
BI BI BI	BYCONV HCONV WCONV FCONV DCONV	bit to byte convert bit to halfword convert bit to word convert bit to float convert bit to double float convert	OFD44H OFD45H OFD46H OFD47H OFD48H	176504B 176505B 176506B 176507B 176510B
BY BY BY	BICONV HCONV WCONV FCONV DCONV	byte to bit convert byte to halfword convert byte to word convert byte to float convert byte to double float convert	OFD49H OFD4AH OFD4BH OFD4CH OFD4DH	176511B 176512B 176513B 176514B 176515B
H H H H	BICONV BYCONV WCONV FCONV DCONV	halfword to bit convert halfword to byte convert halfword to word convert halfword to float convert halfword to double float convert	OFD4EH OFD4FH OFD5OH OFD51H OFD52H	176516B 176517B 176520B 176521B 176522B
W W W W	BICONV BYCONV HCONV FCONV DCONV	word to bit convert word to byte convert word to halfword convert word to float convert word to double float convert	OFD53H OFD54H OFD55H OFD56H OFD57H	176523B 176524B 176525B 176526B 176527B
F F F F	BICONV BYCONV HCONV WCONV DCONV	float to bit convert float to byte convert float to halfword convert float to word convert float to double float convert	OFD58H OFD59H OFD5AH OFD5BH OFD5CH	176532B
D D D D	BICONV BYCONV HCONV WCONV FCONV	double float to bit convert double float to byte convert double float to halfword convert double float to word convert double float to float convert	OFD5DH OFD5EH OFD5FH OFD6OH OFD61H	

Operation: <source> type converted from t1 to t2 -> <dest>

#### Description:

The <source> operand of type t1 is converted to data type t2 and the result is stored in the <dest> operand. The result is not rounded.

For integer types, conversion of shorter to a longer data type is by sign extension. Conversion of longer to shorter data types is by truncation of the most significant bits and may cause integer overflow. Conversion from float to integer may also cause integer overflow.

Conversion from bit implies that the result is zero if the bit is cleared and one if the bit is set. Conversion to bit implies that the bit is set if the source is different from zero, otherwise it is cleared.

Trap conditions: Addressing traps, Integer Overflow

#### Data status bits:

```
result = 0 -> Z
result.signbit -> S
```

#### Example:

Load the byte variable SHORTINT to W2 with sign extension to word BY WCONV SHORTINT, W2

## 15.3 Data type conversion with rounding

Format:	t1	t2CONR	<pre><source r="" t1=""/></pre>	<pre>,<dest t2="" w=""></dest></pre>
---------	----	--------	---------------------------------	--------------------------------------

	sembly tation	Name	Hex code	Octal code
F	BYCONR	float to byte convert with rounding	оғе7он	177160В
D	BYCONR	double float to byte convert with rounding	OFE71H	177161B
F	HCONR	float to halfword convert	OFE72H	177162B
D	HCONR	with rounding double float to halfword convert with rounding	OFE73H	177163В
F	WCONR	float to word convert with rounding	OFE74H	177164В
D	WCONR	double float to word convert	OFE75H	177165В
W	FCONR	with rounding word to float convert	OFE83H	177203B
D	FCONR	with rounding double float to float convert with rounding	OFE84H	177204B

Operation: <source> converted from t1 to t2 with rounding -> <dest>

## Description:

The <source> operand of type t1 is converted to data type t2 with the result stored in the <dest> operand. The result is rounded.

Trap conditions: Addressing traps, Integer Overflow

#### Data status bits:

result = 0 -> Z result.signbit -> S

#### Example:

The R2nd value in the double-precision array described by RESULTS is rounded to the R2nd element of halfword argument ROUNDEDRESULT

D HCONR DESC(RESULTS) (R2), IND(B.ROUNDEDRESULT) (R2)

## 15.4 Load address

Form	at:	tn LADDR <pre>coperand/aa/t</pre>	>	
Asse nota	•	Name	Hex code	Octal code
BIn BYn Hn Wn Fn Dn	LADDR LADDR LADDR LADDR LADDR LADDR	bit load address byte load address halfword load address word load address float load address double float load address	OFE20H+(n-1) OFE24H+(n-1) OFE28H+(n-1) OFD3CH+(n-1) OFD3CH+(n-1) OFE2CH+(n-1)	177040B+(n-1) 177044B+(n-1) 177050B+(n-1) 176474B+(n-1) 176474B+(n-1) 177054B+(n-1)
Operation:		addr( <operand>) -&gt; Rn</operand>		

## Description:

The address of the operand is loaded into the specified register. Registers and constants have no address in memory and are illegal as operands.

Formats other than Wn are used to give the correct scaling factor if <operand> is indexed. Fn is equivalent to Wn, but may improve readability.

Trap conditions: Addressing traps

Data status bits: address = 0 -> Z

## Example:

Load the address of the R3rd element of the halfword array argument TABLE into R1

H1 LADDR B.TABLE(R3)

## 15.5 Load address into record register

Format: <operand/aa/t> RLADDR

Assembly notation		Name	Hex code	Octal code
BI	RLADDR	bit load address to R	OFC55H	176125B
BY	RLADDR	byte load address to R	OFC5AH	176132B
H	RLADDR	halfword load address to R	OFCB1H	176261B
W	RLADDR	word load address to R	OBEH	276B
F	RLADDR	float load address to R	OBEH	276В
D	RLADDR	double float load address to R	OFCB2H	176262B

Operation: addr(<operand>) -> R

#### Description:

The address of the operand is loaded into the record register. Registers and constants have no address in memory and are illegal as operands.

Trap conditions: Addressing traps

Data status bits: address = 0 -> Z

## Example:

Load R with the base address of the first stack frame below the current stack frame

W RLADDR IND(B.O)

## 15.6 Load address into base register

Format:

t BLADDR

<operand/aa/t>

Assembly notation		Name	Hex code	Octal code
BI BY H W F	BLADDR BLADDR BLADDR BLADDR BLADDR BLADDR	bit load address to B byte load address to B halfword load address to B word load address to B float load address to B double float load address to B	OFCB3H OFCBCH OFD37H OFD63H OFD63H OFD38H	176263B 176274B 176467B 176543B 176543B 176470B

Operation:

addr(<operand>) -> B

## Description:

The address of the operand is loaded into the local base register. Registers and constants have no address in memory and are illegal as operands.

Trap conditions: Addressing traps

Data status bits: address = 0 -> Z

## Example:

Load B with the address of argument NEWB

W BLADDR B.NEWB

#### 15.7 Load address of multilevel chain

Format: Wn CHAIN  $\langle address/aa/W \rangle$ ,  $\langle offset/r/W \rangle$ ,  $\langle no of levels/r/W \rangle$ Assembly Hex Octal notation Name code code Wn CHAIN load address of multilevel OFD6CH+(n-1)176554B+(n-1) chain to register Operation: <address> -> Wn for i in (1.. <no of levels>) do while  $((Wn)+\langle offset \rangle) > \langle 0$ ((Wn) + <offset>) -> Wn enddo

#### Description:

Follow a link <no of levels> steps and load the specified register with the base address of the next data element. This instruction is used by language processors for making references to variables declared in an outer procedure. <offset> will usually be the B relative address of the static link (the base address of the local variables of an enclosing procedure), <address> the current B register value, and <no of levels> the difference between the current static level and the level where the variable was declared.

If the next link in the chain is zero, the operation is terminated, Wn will contain the last element in the link (pointing to a zero location) and the K flag is set. This will also cause an illegal operand value trap condition.

A negative <no of levels> will cause an illegal operand value trap condition. <no of levels> equal to zero will have the same effect as a LADDR instruction.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: Last address.signbit -> S

#### Example:

Load W1 with stack base address of a procedure five static levels up, the static link is found in local variable STATLINK

W1 CHAIN B.STATLINK, STATLINK, 5

## 15.8 Load index

Format:	tn LIND <index r="" t=""></index> , <lower r="" t="">,<upper r="" t=""></upper></lower>			
Assembly notation	Name	Hex code	Octal code	
BYn LIND Hn LIND Wn LIND Fn LIND Dn LIND	byte load index halfword load index word load index floating load index double floating load index	OFDOCH+(n-1) OFD1OH+(n-1) OACH+(n-1) OFFC8H+(n-1) OFFCCH+(n-1)	176420B+(n-1) 254B+(n-1) 177710B+(n-1)	
Operation:	<pre><index> -&gt; Rn if <index> is less than <low <index="" or=""> is greater than &lt;     1-&gt;K     illegal index trap condi else     0-&gt;K endif</low></index></index></pre>	(upper) then		

#### Description:

An array index value is loaded into the specified register, checking the value against the  $\langle lower \rangle$  and  $\langle upper \rangle$  bounds. If the  $\langle lower \rangle$  operand is less than the  $\langle lower \rangle$  operand or greater than the  $\langle upper \rangle$  operand, the status flag bit (K) is set and an illegal index trap condition occurs. Otherwise the K flag is reset.

Trap conditions: Addressing traps, Illegal IndeX

#### Data status bits:

```
\langle index \rangle = 0 -> Z \langle index \rangle.signbit -> S
```

## Example:

Load R2 with the byte value IX, with limits -10 and 10 BY2 LIND IX, -10, 10

#### 15.9 Calculate index

Format:	tn CIND <index r="" t="">,<lowe< th=""><th>er/r/t&gt;,<upper <="" th=""><th>r/t&gt;</th></upper></th></lowe<></index>	er/r/t>, <upper <="" th=""><th>r/t&gt;</th></upper>	r/t>
Assembly notation	Name	Hex code	Octal code
BYn CIND Hn CIND Wn CIND Fn CIND Dn CIND	byte calculate index halfword calculate index word calculate index floating calculate index double float. calcul. index	OFD14H+(n-1) OFD18H+(n-1) OBOH+(n-1) OFFDO+(n-1) OFFD4+(n-1)	111 - 1
Operation:	Rn * ( <upper> - <lower> + 1) if <index> is less than <lower> or <index> is greater than    1-&gt;K illegal index trap conditions   else 0-&gt;K   endif</index></lower></index></lower></upper>	wer> (upper> then	Rn

#### Description:

The address of an element in a multi-dimensional array is calculated. The range of the dimension, \(\text{upper}\> - \langle \) (lower> + 1, is multiplied by the contents of the specified register. <index> is added to the product and the result loaded into the specified register. If <index> is less than the <lower> operand or greater than the <upper> operand, the flag bit (K) is set and an illegal index trap condition occurs.

Trap conditions: Addressing traps, Integer Overflow, Illegal IndeX

#### Data status bits:

```
result = 0 \rightarrow Z
result.signbit = 0 \rightarrow S
overflow \rightarrow 0
```

#### Example:

Assuming ARRAY is declared with limits ARR(1..3,5..10,2..9), load W1 with the address of ARR(IX1,IX2,IX3), where the indexes are local halfword variables

```
H1 CIND IX1, 1, 3
H1 CIND IX2, 5, 10
H1 CIND IX3, 2, 9
```

## 15.10 No operation

Format:

NOOP

Assembly notation	Name	Hex code	Octal code
NOOP	no operation	003Н	003B

Operation:

None

## Description:

The no operation instruction may be used for deleting code from a program or to leave open space for later modifications.

Trap conditions: None

Data status bits: Unaffected

## Example:

NOOP

## 15.11 Set flag

Format:

SETK

Assembly notation Name Hex Octal code code

SETK

set flag

OFE02H 177002B

Operation:

1 -> K bit of status register

Description:

Set the flag bit of the status register

Trap conditions: None

Data status bits: Unaffected

Example:

SETK

## 15.12 Clear flag

Format:

CLRK

 Assembly notation
 Hex code
 Octal code

 CLRK
 clear flag
 OFEO3H 177003B

Operation:

0 -> K bit of status register

Description:

Clear the flag bit of the status register

Trap conditions: None

Data status bits: Unaffected

Example:

CLRK

#### 15.13 Get buddy element

Format: Wn GETB <log size/r/BY>

Assembly notation Name Hex code code

Wn GETB get buddy element from heap OFE4CH+(n-1) 177114B+(n-1)

Operation: Allocates element of size 2\*\*<log size> words

Address of element -> Wn

#### Description:

Allocate an element of size 2\*\* (log size) words from the heap.

If an element of the given size is available, it is removed from the freelist and its address is returned to the specified register. Otherwise the list is examined for larger elements. If none are available, a stack overflow trap condition occurs. If a larger element is found, it is removed from its freelist and chopped into halves until an element of the desired size can be allocated. The other half of the chopped element(s) will be added to the appropriate freelists.

The administration of the heap is described in section 3.3. When executing the GETB instruction, the TOS register must point to the variables describing the heap.

Trap conditions: Addressing traps, Stack Overflow

Data status bits: Unaffected

#### Example:

Allocate a 64 word data block from the heap, leaving its address in W3 W3 GETB 6

#### 15.14 Free buddy element

Assembly notation Name code code

FREEB free buddy Hex Octal code code

OFDB6H 176666B

Operation: Release <element> of size 2\*\*<log size> words to heap

#### Description:

The specified <element> is appended to the appropriate freelist of the heap. Elements are not combined; this may be done by a trap handler for the stack overflow condition.

The administration of the heap is described in section 3.3. When executing the FREEB instruction, the TOS register must point to the variables describing the heap.

Write access to the <element> is required, but if <element> is addressed with a DESC prefix, the index register is not updated.

Trap conditions: Addressing traps

Data status bits: Unaffected

#### Example:

Release string LINE of length 128 bytes to heap (LINE is a descriptor) FREEB 5, IND(LINE)

# 15.15 PLCCN - Convert PLANC descriptor to ND-500 descriptor ('87 extension)

Format: W PLCCN \( \source/r/W \rangle \, \langle \destination/w/W \rangle \)

Assembly notation	Name	Hex code	Octal code	
W PLCCN	convert to ND-500 descriptor	FFFDH	177775B	

Operation:

$$(u-1+1) \rightarrow N$$
  
a + 1  $\rightarrow$  A

#### Description:

A PLANC descriptor is converted to an ND-500 descriptor.

The descriptors are as shown below:

Planc descriptor

address	(a)
lower	(1)
upper	(u)

ND-500 descriptor

Number of	elements	(N)
Address		(A)

## Data Status Bits:

Number of elements = 
$$0 \rightarrow Z$$
  
Signbit  $\rightarrow S$ 

# 15.16 NCPLC - Convert ND-500 descriptor to PLANC descriptor ('87 extension)

Format: W NCPLC  $\langle \text{source/r/W} \rangle$ ,  $\langle \text{destination/w/W} \rangle$ 

Assembly notation Name		Hex code	Octal code	
W NCPLC	convert to PLANC descriptor	FFFEH	177776В	

Operation:

## Description:

Convert ND-500 descriptor to planc descriptor.

The descriptors are as shown below:

ND-500 descriptor

Number	of	elements	(N)	
Address	5		(A)	

Planc descriptor

address	(a)
lower	(1)
upper	(u)

## Data Status Bits:

Upper = 
$$0 \rightarrow Z$$
  
Signbit  $\rightarrow S$ 

## 15.17 CLINIT - Initialize local clock ('87 extension)

Assembly		Hex	Octal	
notation	Name	code	code	
CLINIT	initalize CPU's clock	FF1EH	177436B	

Operation: 0 -> <clock>

## Description:

Privileged instruction

The CPU contains a local clock running at 1 microsecond cycle time.

Clock is reset and started.

Trap Conditions: None

Data Status Bits: Unaffected

# 15.18 CLREAD - Read local clock ('87 extension)

Assembly notation	Name	Hex code	Octal code
CLREAD	read CPU's clock	FF1FH	177437B

Operation: <clock> -> W1

## Description:

The clock value is read into register number 1. Time is an integer value giving the number of microseconds since the last CLINIT instruction.

Note that the clock counts for a periode of 2\*\*32 microseconds after which it starts from zero again.

Trap Conditions: None

Data Status Bits: <clock> = 0

⟨clock⟩.signbit -> S

CHAPTER 16

SPECIAL INSTRUCTIONS

HAPTER 16

BURGERS (METHODETSONS

## 16 SPECIAL INSTRUCTIONS

# 16.1 Disable process switch

Format:

SOLO

Assembly notation	Name	Hex code	Octal code
SOLO	disable process switch	OFEOOH	177000B

Operation:

disables process switch for maximum 256 micro-cycles

### Description:

Ensure that instructions up to the next TUTTI instruction are executed as an indivisible sequence of operations. SOLO is used for syncronizing purposes and implementation of protection mechanisms.

If the disable process switch is disabled for more than 256 microcycles, a disable process switch timeout occurs. Most simple instructions execute in one microcycle per operand specifier.

No enabled trap conditions may occur when the process switch is disabled, as any trap handling will take more than 256 micro-cycles and cause timeout. Non-ignorable and fatal traps cause a disable process switch error trap.

In privilege mode there is no limitation to the duration of a SOLO operation. Unprivileged users are not allowed to run in SOLO for more than 256 cycles. In the 500/2 implementation, these are microcycles. In the ND-5000 implementation they are macroinstruction cycles.

Disable process switch timeout occurs if unprivileged users attempt to repeat SOLO's.

Trap conditions: Disable process switch Timeout, Disable process

switch Error

Data status bits: Unaffected

#### Example:

SOLO

# 16.2 Enable process switch

Format:

TUTTI

Assembly Hex Octal notation Name code code

TUTTI

enable process switch

OFE01H 177001B

Operation:

process switch is enabled

## Description:

The complement of SOLO; allows normal interleaving of process execution in the system.

Trap conditions: None

Data status bits: Unaffected

## Example:

TUTTI

### 16.3 Test and set

Format:

BY TSET Coperand/rwl/BY>

Assembly Hex Octal notation Name code code

BY TSET

test and set

OFD40H

176500B

Operation:

lock

read operand and set status bits

set operand to all ones

unlock

#### Description:

The TSET instruction performs the two necessary memory accesses uninterruptible by other processors or by channels connected to the memory system. It may therefore be used to implement processor synchronization. The TSET instruction always reads the contents of main memory, even if the addressed data are present in cache memory. The cache is updated for later references by ordinary load instructions.

The TSET instruction is valid in the MPM-IV and later memory systems. In installations using MPM-III, it will work algorithmically as specified here but the memory operations are independent and other memory accesses may interfere.

Register and constant operands are illegal, and will cause an illegal operand specifier trap condition.

Trap conditions: Addressing traps, Illegal Operand Specifier

## Data status bits:

operand was zero before store -> Z operand was negative before store -> S

## Example:

Set byte variable RESERVE to all ones

BY4 TSET RESERVE

# 16.4 Break point

Format:

BP

Assembly notation	Name	Hex code	Octal code
ВР	break point instruction	002Н	002B

Operation:

Cause a break point instruction trap condition

## Description:

This instruction causes a break point instruction trap condition. If the break point trap is not enabled, it will cause an illegal instruction code trap condition.

The BP instruction is intended for program debugging and the trap handler will normally invoke a debug routine.

Trap conditions: BreakPoint instruction Trap, Illegal Instruction Code

Data status bits: Unaffected

### Example:

BP

## 16.5 Set bit in trap enable register

Format:

SETE <bit no/r/BY>

Assembly notation	Name	Hex code	Octal code
SETE	set bit in own trap enable register	OFD39H	176471B

Operation:

Set bit <br/> bit no> in own trap enable register

### Description:

The specified bit in the Own Trap Enable (OTE) register is set. The <br/>
Sbit no> operand is compared with a modify mask (TEMM) found in the
domain description table. If a bit in this mask is set, the
corresponding bit in the local trap enable register is modifiable. An
attempt to modify a non-modifiable bit will cause an condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: Unaffected

## Example:

Enable the integer Overflow trap

SETE 9

## 16.6 Clear bit in trap enable register

Format:

CLTE <bit no/r/BY>

Assembly notation	Name	Hex code	Octal code
CLTE	clear bit in own trap enable register	OFD3AH	176472B

Operation:

Clear bit <br/>
<br/>bit no> in own trap enable register

### Description:

The specified bit in the Own Trap Enable register is cleared. An ignorable trap condition will be ignored and no trap handler invoked unless the corresponding MTE bit is set. A non-ignorable trap condition will be propagated to the mother domain.

The <br/>
bit no> operand is compared with a modify mask (TEMM) found in the domain description table. If a bit in this mask is set, the corresponding bit in the local trap-enable register is modifiable. An attempt to modify a non-modifiable bit will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

Data status bits: Unaffected

### Example:

Disable Single Instruction Trap

CLTE 17

## 16.7 Load special register

Format:	special.	register	:=	<pre><operand r="" w=""></operand></pre>

Assembly notation	Name	Hex code	Octal code
L:= HL:= LL:= ST1:= OTE1:= OTE2:= TOS:= THA:=	load link register load upper limit register load lower limit register load 1st status register load 1st own trap enable register load 2nd own trap enable register load top of stack register load trap handler register	OFD3BH OFDB7H OFDB8H OFDB9H OFDBBH OFDBCH OFDBDH OFDCAH	176473B 176667B 176670B 176671B 176673B 176674B 176675B 176712B

Operation: operand> -> special register

## Description:

Special registers can be loaded with this group of instructions.

Some of the bits in the status register (listed in the Status bits survey section) are not modifiable. When loading the Own Trap Enable register, the operand is compared with a modify mask (TEMM) found in the domain description table. If a bit in this mask is set, the corresponding bit in the trap enable register is modifiable. An attempt to modify a non-modifiable bit in the Own Trap Enable register will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, Illegal Operand Value

### Data status bits:

 $\langle \text{operand} \rangle = 0$  -> Z  $\langle \text{operand} \rangle$ .signbit -> S

The instruction ST1:= will load the data status bits from the operand. Setting status bits that are modified after each instruction is legal but meaningless, as they will be cleared before the next instruction. These include bits in the range 17 to 25, 27 and 28.

### Example:

Restore the TOS register from the current top of stack after a call to a routine entered through  ${\tt ENTM}$ 

TOS:= B.SP

## 16.8 Store special register

Format:	special	register	=:	<pre><operand w=""></operand></pre>
---------	---------	----------	----	-------------------------------------

Assembly		Hex	Octal
notation	Name	code	code
L=:	store link register	OFDCOH	176700B
HL=:	store high limit register	OFDC1H	176701B
LL=:	store low limit register	OFDC2H	176702B
ST1=:	store 1st status register	OFDC3H	176703B
OTE1=:	store 1st own trap enable register	OFDC5H	176705B
OTE2=:	store 2nd own trap enable register	ofdc6h	176706B
MTE1=:	store 1st mother trap enable register	OFD70H	176560B
MTE2=:	store 2nd mother trap enable register	OFD71H	176561B
CTE1=:	store 1st child trap enable register	OFE50H	177120B
CTE2=:	store 2nd child trap enable register	OFE51H	177121B
TEMM1=:	store 1st trap enable modification mask	OFE52H	177122B
TEMM2=:	store 2nd trap enable modification mask	OFE53H	177123B
CED=:	store current executing domain	OFE54H	177124B
CAD=:	store current alternative domain	OFE55H	177125B
PS=:	store process segment	OFE7CH	177174B
TOS=:	store top of stack register	OFDC9H	176711B
THA=:	store trap handler register	OFDCBH	176713B
P=:	store program counter	OFD62H	176542B

Operation: special register -> <operand>

## Description:

Store the contents of a special register into a specified operand.

When storing the program counter ( P=: ), the contents of the operand will be the address of the P=: instruction.

Trap conditions: Addressing traps, illegal operand specifier

### Data status bits:

special register = 0 -> Z special register.signbit -> S

The instruction ST1=: does not affect the data status bits.

## 16.9 Integer float register communication

#### Format:

Assembly		Hex	Octal
notation	Name	code	code
			_
An:=	load most significant part	OFE3OH+(n-1)	177060B+(n-1)
	of double float register		
En:=	load least significant part	OFE34H+(n-1)	177064B+(n-1)
	of double float register		
An≕:	store most significant part	OFE38H+(n-1)	177070B+(n-1)
	of double float register		
En≕:	store least significant part	OFE3CH+(n-1)	177074B+(n-1)
	of double float register		

### Operation:

An:= load most significant part of double float register
En:= load least significant part of double float register
An=: store most significant part of double float register
En=: store least significant part of double float register

#### Description:

Load/store the most significant or least significant 32 bits of the double float registers. Note that a float register is equivalent to the most significant part of a double float register.

When a register is specified as an operand, the general integer registers are used. Thus, these instructions can transfer data between integer and float registers without performing any type conversion.

Trap conditions: Addressing traps

#### Data status bits:

source register = 0 -> Z
source register.signbit -> S

#### Example:

Store least significant part of D3 in local variable LEAST

E3 =: B.LEAST

## 16.10 Data cache clear

Format:

DCC

Assembly Hex Octal notation Name code code

DCC

data cache clear

OFF15H 177425B

Operation:

Dump dirty

### Description:

Data in the data cache are marked as invalid. Data marked dirty is dumped to memory. The data cache should be cleared after a DMA transfer has been performed to ensure that the cache contents are consistent with main memory contents.

If no cache is present, the instruction has no effect.

Trap conditions: None

Data status bits: Unaffected

Example:

DCC

# 16.11 DDIRT - Dump dirty ('87 extension)

Assembly		Hex	Octal
notation	Name	code	code
,,			
DDIRT	dump dirty	FFFAH	177772B

Operation:

Dump dirty

## Description:

Data marked dirty in the data cache is written to the memory.

If no cache is present, the instruction has no effect.

Trap Conditions: None

Data Status Bits: Unaffected

## Example:

DDIRT

# 16.12 Program cache clear

Format:

PCC

Assembly Name notation

Octal Hex code

code

PCC

program cache clear

OFF14H 177424B

Operation:

Clear program cache

## Description:

Data in the program cache are marked as invalid.

If no cache is present, the instruction has no effect.

Trap conditions: None

Data status bits: Unaffected

## Example:

PCC

# 16.13 Data memory management on

Format:

**DMON** 

Assembly Hex Octal notation Name code code

**DMON** 

data memory management on

OFF16H 177426B

Operation:

turn on data memory management system

## Description:

Privileged instruction.

Following data accesses will be mapped on a physical segment through the memory management system, rather than being interpreted directly as physical addresses.

If the data memory management system is already turned on, the instruction has no effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

#### Example:

DMON

## 16.14 Program memory management on

Format:

**PMON** 

Assembly notation Name Code code

**PMON** 

program memory management on

OFF17H 177427B

Operation:

turn on program memory management system

L -> P

### Description:

Privileged instruction.

Following instruction accesses will be mapped on a physical segment through the memory management system, rather than being interpreted directly as physical addresses.

The virtual address of the next instruction to be executed is found in the L register.

If the program memory management system is already turned on, control is transferred to the instruction pointed to by the L register and the instruction has no further effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

## Example:

**PMON** 

# 16.15 Data memory management off

Format:

DMOF

Assembly notation	Name	Hex code	Octal code
DMOF	data memory management off	OFF18H	177430B

Operation:

turn off data memory management system

# Description:

Privileged instruction.

Following data accesses will be interpreted directly as physical addresses, rather than being mapped on a physical segment through the memory management system.

If the memory management system is already turned off, the instruction has no effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

### Example:

DMOF

# 16.16 Program memory management off

Format:

PMOF

Assembly notation Name

Hex code

PMOF

program memory management off

OFF19H 177431B

Octal

code

Operation:

turn off program memory management system

L -> P

## Description:

Privileged instruction.

Following instruction accesses will be interpreted directly as physical addresses, rather than being mapped on a physical segment through the memory management system.

The physical address of the next instruction to be executed is found in the L register.

If the program memory management system is already turned off, control is transferred to the physical address specified by the L register and the instruction has no further effect.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

#### Example:

**PMOF** 

## 16.17 Read Written In Page table

Format:

tn RWIP <br/>
<br/>
to group no./r/W>

Asse	mbly	Name	Hex	Octal
nota	tion		code	code
BIn	RWIP	read WIP bit		177224B+(n-1)
Hn	RWIP	read WIP group		177230B+(n-1)

Operation:

specified WIP bit or group -> Rn

#### Description:

Privileged instruction.

A bit or 16 bit group is read from the Written In Page table into the specified register. The operand specifies the physical memory page number (BIn RWIP) or physical page number/16 (Hn RWIP).

A bit set in this table indicates that the page has been written into and must be written back to disk before being replaced with another one. The bit is automatically set by hardware and is used by the swapper routines.

In hardware there are separate WIP tables for program and data. RWIP will return a logical OR of the two tables, making them appear as one. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration. Only the lower 25 bits of the bit number are significant. Reading bits representing non-existing memory will give a zero result.

Trap conditions: Addressing traps, Illegal Instruction Code

#### Data status bits:

bit or bit group =  $0 \rightarrow Z$ 

# 16.18 Clear Written In Page bit

Format:

BI ZWIP <bit no./r/W>

Assembly notation Name

Hex code Octal code

BI ZWIP

clear WIP bit

OFE9CH 177234B

Operation:

0 -> specified WIP bit

### Description:

Privileged instruction.

The specified bit in the Written In Page table is cleared. This instruction is used by the swapper routines after a new page has been read from disk into physical memory.

In hardware there are separate WIP tables for program and data. ZWIP will clear both tables. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

Data status bits: Unaffected

# 16.19 Clear Written In Page table

Format:

CWIP

 Assembly notation
 Name
 Hex code code
 Octal code

 CWIP
 clear WIP table
 OFF1BH 177433B

Operation:

0 -> entire WIP table

### Description:

Privileged instruction.

The entire written in page table is cleared. This instruction is used by the swapper routines.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

## 16.20 Read Page Used table

Format:	tn	RPGU	<bit< th=""><th>or</th><th>group</th><th>no./r/W&gt;</th></bit<>	or	group	no./r/W>
---------	----	------	--	----	-------	----------

Asse	•		Hex	Octal
nota		Name	code	code
BIn	RPGU	read PGU bit		177210B+(n-1)
Hn	RPGU	read PGU group		177214B+(n-1)

Operation: specified PGU bit or group -> Rn

## Description:

Privileged instruction.

A bit or 16-bit group is read from the Page Used table into the specified register. The operand specifies the physical memory page number (BIn RPGU) or physical page number/16 (Hn RPGU).

A bit set in this table indicates that the page has been used in some instruction since the last time the bit was cleared. The bit is automatically set by hardware, and is used by the swapping routines.

In hardware there are separate PGU tables for program and data. RPGU will return a logical OR of the two tables, making them appear as one. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical addresses.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration. Only the lower 25 bits of the bit number are significant. Reading bits representing nonexisting memory will give a zero result.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

### Data status bits:

bit or bit group =  $0 \rightarrow Z$ 

## 16.21 Clear Page Used bit

Format:

BI ZPGU <br/>
<br/>
bit no./r/W>

Assembly Hex Octal code code

BI ZPGU clear PGU bit OFE90H 177220B

Operation:

0 -> specified PGU bit

### Description:

Privileged instruction.

The specified bit in the page used table is cleared. This instruction is used by the swapper routines after a new page has been read from disk into physical memory.

In hardware there are separate PGU tables for program and data. ZPGU will clear the specified bit in both tables. Consequently, an ND-500 system cannot have physically separate memory for program and data at the same physical address.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code, Illegal Operand Value

Data status bits: Unaffected

# 16.22 Clear Page Used table

Format:

CPGU

Assembly Hex Octal code code

CPGU clear PGU table OFF1AH 177432B

Operation:

0 -> entire PGU table

## Description:

Privileged instruction.

The entire page used table is cleared. This instruction is used by the swapper routines.

This instruction is installation dependent; using it requires knowledge of the physical memory configuration.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

## 16.23 Read I/O processor memory

Format: H RIOM <ND-100 addr/r/W>, <buffer/w/H>, <no of halfwords>

Assembly Hex Octal notation Name code code

H RIOM read I/O processor memory OFE76H 177166B

Operation: I/O processor memory -> ND-500 memory

### Description:

Privileged instruction.

The I/O processor (ND-100 ) memory contents are copied to the ND-500 memory buffer through the ND-500 interface. The  $\langle \text{ND-100 addr} \rangle$  specifies the physical ND-100 address and is usually private ND-100 memory, not directly addressable by the ND-500 .  $\langle \text{buffer} \rangle$  is a logical ND-500 address.

The ND-100 memory is accessed by DMA, and does not interrupt the ND-100 program execution.

Trap conditions: Addressing traps, Illegal Instruction Code, Illegal

Operand Value

Data status bits: Unaffected

## Example:

Copy one page (1024 halfwords) from ND-100 address 66000B to array PG H RIOM 66000B:W, PG, 1024

## 16.24 Clear translation speedup buffer

Format:

PCTSB

DCTSB

Assembly notation	Name	Hex code	Octal code
PCTSB DCTSB	clear prog translation speedup buffer clear data translation speedup buffer		177434B 177435B

Operation: 0 -> translation speedup buffer

## Description:

Privileged instruction.

The entire program or data translation speedup buffer is cleared, forcing the following accesses to reinitialize the buffer from the capability table, segment table and page index table.

Trap conditions: Illegal Instruction Code

Data status bits: Unaffected

## Example:

DCTSB

## 16.25 Load bypassing cache

Format:	tn	RDUS	<source,< th=""><th>/r</th><th>/t&gt;</th></source,<>	/r	/t>
---------	----	------	---	----	-----

Asse	mbly	Name	Hex	Octal
nota	tion		code	code
BIn	RDUS	load bit, bypass cache load byte, bypass cache load halfword, bypass cache load word, bypass cache	OFEAOH+(n-1)	177240B+(n-1)
BYn	RDUS		OFEA4H+(n-1)	177244B+(n-1)
Hn	RDUS		OFEA8H+(n-1)	177250B+(n-1)
Wn	RDUS		OFEACH+(n-1)	177254B+(n-1)

Operation: <source> -> Rn

## Description:

The operand is loaded from main memory, disregarding cache contents. This is primarily useful after a DMA transfer to memory has been performed to prevent use of obsolete data in the cache. Register and constant operands are illegal and will cause an illegal operand specifier trap condition.

If the shared segment bit in the capability table is set, the cache will under no circumstances be used for accesses to that segment. Thus in multiprocess applications it is usually unnecessary to use the RDUS instruction to ensure data consistency; the ordinary load (:=) will have the same effect.

The addressed data are also loaded into the cache for later references. If no cache is present, RDUS is equivalent to :=.

Trap conditions: Addressing traps, Illegal Operand Specifier

#### Data status bits:

```
\langle \text{source} \rangle = 0 -> Z \langle \text{source} \rangle.signbit -> S
```

### Example:

Read the field STAT in the record pointed to by the R register into W3, not using the cache

W3 RDUS R.STAT

## 16.26 OPERATING SYSTEMS SUPPORT INSTRUCTIONS

The following instructions, described on page 303 to page 322, are for running low level operating systems tasks. These tasks, known as NUCLEUS, support communication between processors in a machine (intramachine communication) and between different machines (intermachine communications).

## 16.26.1 RHOLE - read from NUCLEUS Hole ('87 extension)

Format: BY RHOLE <=hole/r/by/I1=>,<=string/w/by/I2=>

Assembly notation Name Code Code

BY RHOLE Read hole FE9EH 177236B

Operation:

while not end of strings do

 $S(I1) \rightarrow D(I2), I1+1 \rightarrow I1, I2+1 \rightarrow I2$ 

enddo

## Description:

Bytes are moved from source hole to destination string until either source is empty or until destination is full.

String descriptor:

Length of source string

Start address of string

Hole descriptor:

Hole number

Reserved

## Trap Conditions:

No access to hole

: PV trap. Nothing moved, registers

unchanged.

The hole is not a message

: IOV trap. Nothing moved, registers

unchanged.

Outside source or destination : Descriptor Range Trap.

#### Data Status Bits:

Outside source : K = 0, I1, I2 Unchanged, DR trap condition. Outside destination : K = 1, I1, I2 Unchanged, DR trap condition.

Source empty : K = 0, I1, I2 next element. Destinaion full : K = 1, I1, I2 next element.

# 16.26.2 WHOLE - write to NUCLEUS hole ('87 extension)

Format: BY WHOLE <=string/r/by/I1=>,<=hole/w/by/I2=>

Assembly		Hex	Octal
notation	Name	code	code
BY WHOLE	Write hole	FE9DH	177235B

Operation:

while not end of strings do

 $S(I1) \rightarrow D(I2), I1+1 \rightarrow I1, I2+1 \rightarrow I2$ 

enddo

#### Description:

Bytes are moved from source string to destination hole until either source is empty or until destination is full.

String descriptor:

Length of source string

Start address of string

Hole descriptor :

Hole number
Reserved

## Trap Conditions:

No access to hole

: PV trap. Nothing moved, registers

unchanged.

The hole is not a message

: IOV trap. Nothing moved, registers

unchanged.

Outside source or destination : Descriptor Range Trap.

## Data Status Bits:

Outside source : K = 0, I1, I2 Unchanged, DR trap condition. Outside destination : K = 1, I1, I2 Unchanged, DR trap condition.

Source empty : K = 0, I1, I2 next element. Destinaion full : K = 1, I1, I2 next element.

# 16.26.3 SEND - Send to port ('87 extension)

Format: W1 SEND <hole number/r/W>

Assembly notation	Name	Hex code	Octal code
W1 SEND	send to port	в6н	266В

Operation: I1 -> <hole numer>

### Description:

Message of register 1 is sent to hole number as specified by the operand.

Trap Conditions: Protect violation, Illegal operand specifier

Data Status Bits: Unaffected

# 16.26.4 RECVE - Receive from port ('87 extension)

Format: W1 RECVE <hole number/r/W>, <number of bytes/w/W>

 Assembly notation
 Name
 Hex code
 Octal code

 W1 RECVE
 receive from port
 B7H
 267B

Operation: <hole

<hole number> -> I1,

length of message -> <number of bytes>

### Description:

Receive message from hole number. Message is returned in register 1. Size of message is returned in 'number of bytes'.

Trap Conditions: Protect violation, Illegal operand specifier

Data Status Bits: Unaffected

## 16.27 INSTRUCTIONS MANIPULATING REGISTER- AND CONTEXT BLOCK

#### Formats:

SREGBL <mask/r/W>, <address/r/W>

LREGBL <mask/r/W>, <address/r/W>

SCNTXT <mask/r/W>, <address/r/W>

LCNTXT <mask/r/W>, <address/r/W>, number/r/W>

#### Operation:

Load and store registers and context information indicated by 'mask' into addresses given by register number and offset address.

### Description:

Register block layout used in store and load register block is the same as used in store and load context, as shown in chapter 2. Register number\*4 gives displacement relative to the start of the save area (Program counter is register number=0).

Address is pointer to the save and load area to be used.

Registers residing in the domain information table are modified whenever they are changed. These registers are loaded from the domain information table before execution is started. It is not neccesary to save these registers in the save area when saving the context block or the register block. Thus, the domain information table registers may be excluded from the mask.

The LCNTXT and LREGBL instructions will load registers residing in the domain information table before execution is started. If registers residing in the domain information table are included in the 'mask', these registers are loaded into the domain information table from save area. Changing domain information table, by changing PS and/or CED, will cause domain information table registers of a new domain to be loaded. The privileged instruction bit(PIA) of the status word will also be modified according to the new domain information table.

The SCNTXT and SREGBL instructions will read registers residing in the domain information table and store them in the save area if included in the mask.

When loading registers residing in the domain information table or affecting the domain information selection according to 'mask', registers are loaded from context or register block addresses while the corresponding register is updated in the domain information table. Hence this gives an opportunity to start a process with a completely new register set. Note that this will only be possible when executed as a privileged instruction.

When LREGBL is executed in non-privileged mode, it is not possible to modify the ST2, PS, CED, CAD, CTE, MTE and TEMM registers.

The CTE, MTE and TEMM registers cannot be changed by assembly instructions and since these registers do not have any corresponding hardware register, LREGBL should not attempt to modify these registers.

The LCNTXT and SCNTXT are privileged instructions, since these are using physical address when accessing the context block for load and store.

The meaning of 'mask' in REGBL and CNTXT load and store instructions are shown in the table below.

\* A '1' in bit position of the 'mask' will cause register to be loaded.

Reg.	Bit.no	Reg.	Bit.no	Reg.	Bit.no	Reg.	Bit.no
P	0	A1	10	STS	20	MIC	30
L	1	A2	11	PS	21	OTE	31
В	2	А3	12	TOS	22	CTE	32
R	3	Α4	13	LL	23	MTE	33
I1	4	E1	14	HL	24	TEMM	34
12	5	E2	15	THA	25	free	35
13	6	E3	16	CED	26	free	36
<u>14</u>	7	E4	17	CAD	27	free	37

# 16.27.1 SREGBL - Save register block ('87 extension)

Format: SREGBL <mask/r/W>, <address/r/W>

Assembly	,	Hex	Octal
notation	Name	code	code
SREGBL	save register block	FFF7H	177767В

Operation:

Save register block registers in specified address

according to 'mask'.

## Description:

The registers specified in the mask are stored in logical memory locations addressed by <address> plus register number\*4. The register numbers are shown in chapter 2.

## 16.27.2 <u>LREGBL</u> - Load register block ('87 extension)

Format: LREGBL <mask/r/W>, <address/r/W>

Assembly notation	Name	Hex code	Octal code
LREGBL	load register block	ггг6н	177766в

Operation:

Load register block from logical address according

to 'mask'.

## Description:

The registers specified in the mask are loaded from logical memory locations addressed by <address> plus register number\*4. The register numbers are shown in chapter 2.

When executed in non privileged mode, the 'mask' will be reduced to include only registers that may be modified by assembly instructions in non privileged mode.

When included in the mask, registers residing in the domain information table are loaded from the logical address to the domain information table pointed out by PS and CED as result of the LREGBL instruction.

# 16.27.3 SCNTXT - Save context block ('87 extension)

Format: SCNTXT <mask/r/W>, <address/r/W>

Assembly notation	Name	Hex code	Octal code
SCNTXT	save context	FFF9H	177771B

Operation:

Store context block registers in specified address

according to 'mask'.

### Description:

Privileged instruction

Context block of current process number is saved in physical address according to 'mask'. If address = 0, context save area of the current process is used.

The registers specified in the mask are stored in locations addressed by <address> plus register number\*4. The register numbers are shown in chapter 2.

When context save area is used, this is addressed by:

(process number+1)\*400B + an operating system defined address.

# 16.27.4 LCNTXT - Load context block ('87 extension)

Format: LCNTXT  $\langle mask/r/W \rangle$ ,  $\langle address/r/W \rangle$ ,  $\langle process number/r/W \rangle$ 

Assembly	N - · · ·	Hex	Octal
notation	Name	code	code
LCNTXT	load context	FFF8H	177770В

Operation:

Load context block registers from specified address

according to mask.

### Description:

Privileged instruction

Context block of 'process number' is loaded from <a href="physical address">physical address</a> according to 'mask'. If address = 0, context save area of the current process is used. If process number is less than 0, current process number is maintained.

The registers specified in the mask are loaded from locations addressed by <address> plus register number\*4. The register numbers are shown in chapter 2.

When context block save area is used, this is addressed by:

(process number+1)\*400B + an operating system defined address.

# 16.28 REXT - Read from device external to CPU ('87 extension)

Format: Wn REXT <device/r/W>

Assembly		Hex	Octal
notation	Name	code	code
Wn REXT	read from external	FFE8H	177750B+n-1

Operation: <device> -> In

### Description:

Privileged instruction.

Information is read from external device into the specified register. Further devices will be supported in later versions.

Device numbers:

Device = 0 : OCTO-bus / ACCP.

Data Status Bits:

Nothing read 1 -> K else

0 -> K

# 16.29 WEXT - Write to device external to CPU ('87 extension)

Format: Wn WEXT <device/r/W>

Assembly notation	Name	Hex code	Octal code
Wn WEXT	write to external device	FFECH	177754B+n-1

Operation: In -> <device>

## Description:

Privileged instruction.

Information is written into external device from the specified register. Further devices will be supported in later versions.

Register 'n' is written to 'device'.

Device numbers:

Device = 0 : OCTO-bus / ACCP.

# Data Status Bits:

# 16.30 TOSSP - Special load of TOS ('87 extension)

Format: TOSSP := coperand/r/W>

Assembly notation	Name	Hex code	Octal code
TOSSP	special load of TOS	FE9F	177237В

Operation: operand> -> TOS

# Description:

The TOS register is loaded from the operand. Before the value is loaded, a check on magnitude greater than B.SP is performed. If true, a stack overflow trap condition exists.

Trap condition: Stack overflow trap

Data Status Bits: coperand> = 0 -> Z

⟨operand⟩.signbit -> S

# 16.31 RPHS - Read from physical segment ('87 extension)

Format: RPHS <domain number/r/W>

enddo

Assembly notation	Name	Hex code	Octal code
RPHS	read from physical segment	FFF5H	177765В
Operation:	while I1 > 0 do S(I4.I3) -> D( <domain number=""> I3 + 1 -&gt; I3 I2 + 1 -&gt; I2</domain>	.12)	

#### Description:

Privileged instruction

Copy a number of bytes from physical address on physical segment to logical address on the domain.

I1 : Number of bytes to be moved.
I2 : Logical address on the domain.
I3 : Address on the physical segment.
I4 : Physical segment number.

I1 - 1 → I1

Operand : domain number.

The copy operation is continued until the number of bytes left is equal to 0 (I1 = 0) or a page boundary is reached on the physical segment. Number of bytes to be moved is counted down and will be zero when the move operation is completed. Physical and logical addresses are incremented during the copy operation.

## Data Status Bits:

```
no bytes left = 0 : 1 \rightarrow Z page boundary and no bytes left \langle 0 : 0 \rightarrow Z \rangle
```

# 16.32 WPHS - Write to physical segment ('87 extension)

Format: WPHS <domain number/r/W>

enddo

Assembly notation	Name	Hex code	Octal code
WPHS	write to physical segment	FFF4H	177764в
Operation:	while I1 > 0 do S( <domain number="">.I2) -&gt; D(I I3 + 1 -&gt; I3 I2 + 1 -&gt; I2 I1 - 1 -&gt; I1</domain>	4.13)	

# Description:

Privileged instruction

Copy number of bytes from logical address on the domain to physical address on physical segment.

I1 : Number of bytes to be moved.
I2 : Logical address on the domain.
I3 : Address on the physical segment.
I4 : Physical segment number.

Operand : domain number.

The copy operation is continued until the number of bytes left is equal to 0 (I1 = 0) or a page boundary is reached on the physical segment. Number of bytes to be moved is counted down and will be zero when the move operation is completed. Physical and logical addresses are incremented during the copy operation.

#### Data Status Bits:

```
no bytes left = 0 : 1 \rightarrow Z page boundary and no bytes left \langle 0 : 0 \rightarrow Z \rangle
```

# 16.33 CAD - load CAD ('87 extension)

Format: CAD := coperand/r/W>

Assembly notation	Name	<u>.</u>	Hex code	Octal code	
CAD	load CAD		FDBAH	176672B	

Operation:

<operand> -> CAD

# Description:

Privileged instruction

Load current alternative domain register.

### Data Status Bits:

Operand = 0  $\rightarrow$  Z  $\leftarrow$  Operand signbit  $\rightarrow$  S

# 16.34 JUMPS - Call supervisor ('87 extension)

Format: JUMPS <address/r/W>

Assembly notation	Name	Hex code	Octal code
JUMPS	call supervisor	в9н	271B

Operation: P -> context.P

B -> context.B
<address> -> P
<cpuno> -> W1

### Description:

Save P and B register in context block. Execution is started in  $\mbox{\em caddress}\mbox{\em .}$  The instruction implies SOLO mode.

W1 returns the ND-500/ ND-5000 CPU number.

Trap Conditions: None

# 16.35 SVERS - Store microprogram version ('87 extension)

Format: SVERS <destination/w/W>

Assembly		Hex	Octal	
notation	Name	code	code	
SVERS	store version	FFFBH	177773B	

Operation:

<microprog.vers> -> <destination>

# Description:

Store microprogram version to destination address.

# Data Status Bits:

Status bit set according to version.

# 16.36 SCPUNO - Store CPU number ('87 extension)

Format: SCPUNO <destination/w/W>

Assembly notation Name		Hex code	Octal code
SCPUNO	store CPU number	FFFCH	177774B

Operation: <CPUNO> -> <destination>

# Description:

Store CPU number in destination address.

# Data Status Bits:

Status bit set according to CPU number.

# 16.37 PHYLADR - Get physical address ('87 extension)

Format: tn PHYLADR coperand/aa/W>

Assembly notation	Name	Hex code	Octal code
tn PHYLADR	get physical address	FFFO+n-1	177760B+n-1

Operation: tr(addr(operand)) -> In

# Description:

The specified index register is loaded with the logical address of operand translated to physical ND-500/ND-5000 address.

Trap Conditions:

Data Status Bits:

# CHAPTER 17

BINARY CODED DECIMAL INSTRUCTIONS (Option)

CHAPTER 17

SUMPLY CORED DESIGNAL INSTRUCTIONS (ORGANO)

# 17 BINARY CODED DECIMAL INSTRUCTIONS (Option)

# 17.1 Introduction

These instructions are available only if the BCD hardware option is selected and the proper microprogram loaded.

### BCD (PACKED) FORMAT

A BCD number is represented by coding each individual decimal digit using four bits, called a <a href="nibble">nibble</a>. This significantly eases the translation to or from a printable form, ASCII characters in particular.

The digits 0 to 9 are coded by their binary equivalents:

Digit	Internal (binary) representation
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	01.10
7	01.11
8	1000
9	1001

The codes 1010 to 1111 are invalid as digits, but are used to represent the sign. Also the code 0000 represents the sign +. The sign is placed in the rightmost nibble, following the least significant digit.

+	0000
	1010
	1100
	1110
***	1011
	1101
unsigned	1111

Arithmetic operations will return results using 1100 for plus, 1101 for minus, but all sign codes are allowed in operands. Unsigned is treated as plus.

#### ASCII CODED DECIMAL NUMBERS

A decimal number may also be represented using the ASCII characters. Each digit occupies one byte (8 bits). The upper four bits of the byte, called the zone, have the value 0011 unless they are used to represent the sign. The lower four bits are encoded as for BCD numbers.

Before arithmetic operations are performed on the number, it must be packed into a BCD format (PPACK instruction).

A number consists of a sequence of ASCII digits which may be preceded or followed by a sign. The sign may occupy a separate byte containing the ASCII value of + (40B or 020H, or 53B or 02BH) or - (55B or 02DH). It may also be stored in the same byte as the rightmost or leftmost digit (embedded sign representation). When the sign is embedded, the byte containing the sign has the value as follows:

positive number: 0 => 173B 07BH  $1..9 \Rightarrow 101B..111B 041H..049H$  (with or without parity)

negative number: 0 => 175B 07DH 1..9 => 112B..122B 04AH..052H

The embedded sign format is also termed "overpunch" format.

When embedded, the sign byte is also allowed to be the ASCII digits alone. The sign is then positive. The ordinary digit values are also valid as embedded sign with + sign.


The five possible sign representations are

- embedded trailing, the rightmost byte contains the sign and the least significant digit
- separate trailing, the sign is represented by its ASCII code in a separate byte to the right of the least significant digit
- embedded leading, the leftmost byte contains the sign and the most significant digit
- separate leading, the sign is represented by its ASCII code in a separate byte to the left of the most significant digit
- unsigned

### DESCRIPTOR FORMAT FOR ASCII AND BCD

A decimal number is addressed indirectly via a two word descriptor giving the sign representation, scaling factor, number of digits of the operand and the address of its first byte. Descriptor addressing is implicit in the BCD instructions.

The descriptor consists of two words (64 bits) with the following layout:



SGN: Sign representation of ASCII coded decimal:

bit	26	25	24	Sign representation			
	0	0	0	embedded trailing			
	0	0	1	separate trailing			
	0	1	0	embedded leading			
	0	1	1	separate leading			
	1	0	0	unsigned			

For BCD format the unsigned bit in the BCD descriptor is only valid for destination operands. Sign codes different from unsigned in the source operands are legal and effective even if the unsigned bit in the descriptor is set. The destination field will always be generated with the binary value 1111 in the sign nibble when the destination descriptor unsigned bit is set.

For ASCII operands, the unsigned bit in the descriptor is effective for all operands. If a sign code is detected in a source operand and the source descriptor unsigned bit is set, it is an condition. Destination operands are always generated in unsigned format when the unsigned bit in the descriptor is set.

SC: Scaling factor, specifying the position of the decimal point. Legal range is from -32 through +31. Negative values are represented as a two's complement byte. SC=0 indicates that the decimal point is immediately to the right of the least significant digit; SC>0 indicates that the decimal point is to the left of the least significant digit (the SC rightmost digits are the fractional part); SC<0 indicates that the decimal point is to the right of the least significant digit (the number has SC non-represented zeros to the right).

FW: Field width, range 0 through 31; the number of nibbles (BCD packed) or bytes (ASCII) used to represent the number, including the sign. An unsigned ASCII number with embedded sign may be up to 31 digits, a BCD packed or ASCII number with separate sign may be up to 30 digits.

#### EMPTY OPERANDS

A field width of zero will cause a descriptor-range trap condition. The address is not checked; no addressing traps will occur from the address part of the descriptor.

#### DECIMAL OPERAND ADDRESSING

Decimal operands are never loaded into registers; both descriptors and numeric fields are always found in memory. The address field in the descriptor gives the address of the leftmost byte of the numeric field. For BCD (packed) operands the numeric field is right justified in (FW+1)/2 bytes; if the field width FW is odd the leftmost nibble in the leftmost byte is not significant. The operands of an instruction may have different scaling factors and field widths. The decimal points of the operand values are automatically aligned before the operation is executed. The result value is scaled according to the scale factor in the destination descriptor.

Descriptor addressing is implicit; a DESC prefix is not allowed in the operand specifier.

#### OPERAND OVERLAP

An operand may be used both as source and as destination, and is described by one descriptor or by two different descriptors with equal address fields.

### ROUNDING

If the instruction specifies rounding the result value may be rounded before storing in the destination operand. If the result has one or more digits to the right of the least significant digit in the destination, the leftmost digit not stored is inspected. If this digit is 5, 6, 7, 8 or 9 the least significant digit actually stored is incremented by 1. Otherwise, the digits that are not stored are ignored.

If rounding is not specified in the instruction, digits to the right of the least significant digit represented will not affect the result.

#### STATUS BITS

Decimal instructions will affect BCD overflow, the invalid operation value, K flag, zero and sign bits. BCD overflow and the invalid operation may be taken care of by a trap handler.

BCD overflow occurs if the destination field is too narrow to hold the result value after rounding.

An invalid operation occurs if a code representing anything other than a digit is encountered in a digit position, or anything other than a sign code is encountered in the sign position. The numeric string is checked for illegal codes in all instructions.

The packed to binary conversion instruction may also cause integer overflow.

Data status bits (Zero, Sign) are set or reset after rounding (if specified), and after the result value has been scaled according to the destination descriptor.

The K flag is set upon BCD overflow or invalid operation, otherwise the flag is cleared.

### NEGATIVE AND POSITIVE ZERO

A result value of zero from an instruction will usually have a positive sign code, or unsigned if so specified in the descriptor. Source operands of value zero may have positive or negative sign; negative zero is equivalent to positive zero and will compare as equal in the PCOMP instruction.

If significant digits are lost due to a BCD overflow, the result value will have the sign of what the correct result would have had. This may give a result value of negative zero. The Z and S bits in the status register are set the same as for a positive zero value (Z=1, S=0).

#### BCD OVERFLOW

On BCD overflow, the result is replaced by the correctly signed least significant digits.

# Restriction on Scaling Difference in Packed Add

For add, subtract, and compare the following must hold:

-32<((operand1.field width+1)/2\*2-(operand1.scaling factor)-((operand2.field width+1)/2\*2-(operand2.scaling)))<32

otherwise it is an invalid trap condition.

### 17.2 Packed add

Format: PADD  $\langle =a/r/BCD=\rangle$ ,  $\langle =b/r/BCD=\rangle$ ,  $\langle =c/w/BCD=\rangle$ 

Assembly notation	Name	Hex code	Octal code
PADD PADDR	packed add packed add rounded		177260в 177205в

Operation:  $\langle a \rangle + \langle b \rangle - \rangle \langle c \rangle$ 

### Description:

The  $\langle a \rangle$  operand is added to the  $\langle b \rangle$  operand and the sum is stored in the  $\langle c \rangle$  operand.

The result is scaled according to the scale factor in the  $\langle c \rangle$  operand before storing.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

### Data status bits:

 $\begin{array}{cccc} \text{sum} = 0 & - \rangle & Z \\ \text{sum.signbit} & - \rangle & S \\ \text{BCD overflow} & - \rangle & BO \\ \text{BO or IVO} & - \rangle & K \end{array}$ 

# Example:

Add local variables PRICE and TAX to form global value TOTAL

PADD B.PRICE, B.TAX, TOTAL

# 17.3 Packed subtract

Format: PSUB  $\langle =a/r/BCD=\rangle$ ,  $\langle =b/r/BCD=\rangle$ ,  $\langle =c/w/BCD=\rangle$ 

 Assembly notation
 Name
 Hex code
 Octal code

 PSUB PSUBR
 packed subtract packed subtract rounded
 OFEB1H 177261B 177206B

Operation: <a> - <b> -> <c>

#### Description:

The  $\langle b \rangle$  operand is subtracted from the  $\langle a \rangle$  operand and the difference is stored in the  $\langle c \rangle$  operand.

The result is scaled according to the scale factor in the <c> operand descriptor before storing.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

#### Data status bits:

difference = 0 -> Z difference.signbit -> S BCD overflow -> BO BO or IVO -> K

## Example:

Subtract local variable DISCOUNT from global variable TOTAL and round the resulting value before storing it

PSUBR TOTAL, B.DISCOUNT, TOTAL

# 17.4 Packed multiply

Format:  $PMPY \langle =a/r/BCD= \rangle$ ,  $\langle =b/r/BCD= \rangle$ ,  $\langle =c/w/BCD= \rangle$ 

 Assembly notation
 Name
 Hex code
 Octal code

 PMPY
 packed multiply packed multiply rounded
 OFEB4H 177264B OFE91H 177221B

Operation: <a> \* <b> -> <c>

### Description:

The  $\langle a \rangle$  operand is multiplied by the  $\langle b \rangle$  operand and the product is stored in the  $\langle c \rangle$  operand.

The result is scaled according to the scale factor in the <c> operand descriptor before storing.

For PMPY/PMPYR, an operand with invalid  $\underline{\text{digit}}$  \* ZRO gives the result 0, not IVO.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

#### Data status bits:

# Example:

Multiply local variable PRICE with DISCOUNT giving local NET. Round the resulting value before storing it

PMPYR B.PRICE, DISCOUNT, B.NET

# 17.5 Packed compare

Format:

PCOMP  $\langle =a/r/BCD=\rangle$ ,  $\langle =b/r/BCD=\rangle$ 

Assembly Hex Octal notation Name code code

**PCOMP** 

packed compare

OFEB3H 177263B

Operation:

⟨a⟩ - ⟨b⟩

### Description:

The  $\langle b \rangle$  operand is subtracted from the  $\langle a \rangle$  operand and the status bits are set according to the result. The result is discarded.

Before the comparison is performed, the operands are automatically shifted to the same decimal point position (scale) and extended with zeros if necessary. An unsigned number is treated as positive, and positive and negative zero are equal.

Trap conditions: Addressing traps, InValid Operation

#### Data status bits:

difference = 0 -> Z
difference.signbit -> S
IVO -> K

## Example:

Compare TOTAL with MAX and set status bits

PCOMP TOTAL, MAX

### 17.6 Packed shift

Format: PSHIFT <=source/r/BCD=>, <=dest/w/BCD=>

Assembly notation	Name	Hex code	Octal code
PSHIFT PSHIFTR	packed shift packed shift rounded		177262B 177207B

Operation: <source> -> <dest>

#### Description:

The content of the <source> operand is shifted to the scaling factor of the <dest> operand and, if specified, rounded before storing it in the <dest> operand. The destination string is extended with zeroes if necessary.

With the exception of rounding, the value is not modified, but the number of decimal positions may be changed. If the <source> and <dest> operands have the same scaling factor, a move is performed.

If bit 26 in the descriptor of the <dest> operand is set, the value is stored with a sign code equal to 1111 (unsigned). Otherwise, <dest> will be given the sign of the <source> value.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

#### Data status bits:

value after rounding = 0 -> Z
value.signbit -> S
BCD overflow -> B0
BO or IVO -> K

# Example:

Copy SUBTOTAL to TOTAL

PSHIFT SUBTOTAL, TOTAL

# 17.7 Convert ASCII to packed

Format: PPACK <=source/r/ASCII=>, <=dest/w/BCD=>

Assembly notation	Name	Hex code	Octal code
PPACK PPACKR	convert ASCII to packed convert ASCII to packed rounded	-	177265B 177222B

Operation: <source> -> <dest>

#### Description:

The content of the <source> operand in ASCII coded decimal is packed into the <dest> operand in packed format. If specified, the value is rounded before storing it in the <dest> operand.

If bit 26 in the descriptor of the <dest> operand is set, the value is stored with a sign code equal to 1111 (unsigned). Otherwise, <dest> will be given the sign of the <source> value. The <source> value consists of ASCII digits and a sign according local variables PRICE and TAX to form global value TOTAL;

????the SGN code in the \source \ descriptor only.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

# Data status bits:

value after rounding = 0 -> Z
value.signbit -> S
BCD overflow -> B0
BO or IVO -> K

### Example:

Convert ASCII value IFIELD to packed VAR1

PPACK IFIELD, VAR1

# 17.8 Convert packed to ASCII

Format: PUPACK <=source/r/BCD=>, <=dest/w/ASCII=>

Assembly notation	Name	Hex code	Octal code
PUPACK PUPACKR	convert packed to ASCII convert packed to ASCII rounded		177266B 177223B

Operation: <source> -> <dest>

#### Description:

The content of the <source> operand in packed decimal format is unpacked into the <dest> operand in ASCII format. If specified, the value is rounded before storing it in the <dest> operand. The sign representation is determined by the SGN field in the <dest> descriptor.

The <dest> string is extended with leading ASCII zeros if necessary, and the parity bit for all digits will be zero.

Trap conditions: Addressing traps, BCD Overflow, InValid Operation

# Data status bits:

value after rounding = 0 -> Z
value.signbit -> S
BCD overflow -> B0
B0 or IV0 -> K

### Example:

Unpack VAR1 into IFIELD and round the value according to the IFIELD descriptor  $\,$ 

PUPACKR VAR1, IFIELD

# 17.9 Convert packed to binary word

Format:

Wn PWCONV <=source/r/BCD=>

Assembly notation

Name

Hex code Octal code

Wn PWCONV

convert packed to binary

OFEBCH+(n-1) 177274B+(n-1)

Operation:

⟨source⟩ -> Rn

### Description:

The contents of the (source) operand in packed decimal format are converted to binary format and loaded into the specified register. The fractional part of <source> is lost; no rounding is performed before the conversion.

On integer overflow the result is the least significant 32 bits of the binary result.

Trap conditions: Addressing traps, Integer Overflow, InValid

Operation

# Data status bits:

value = 0 -> Z

value.signbit -> S

overflow -> 0

IVO or O -> K

#### Example:

Convert IFIELD to an integer number in W1

W1 PWCONV IFIELD

# 17.10 Convert binary word to packed

Format:

Wn WPCONV <=dest/w/BCD=>

Assembly Hex Octal notation Name code code

Wn WPCONV convert binary to packed

OFEB8H+(n-1) 177270B+(n-1)

Operation: Rn -> <dest>

# Description:

The contents of the specified word register are converted to packed decimal and stored in the <dest> operand. If the scaling factor of <dest> is negative, the least significant digits are lost. <dest> is extended with low order or high order zeros as required by the scaling factor.

Trap conditions: Addressing traps, BCD Overflow

### Data status bits:

value = 0 -> Z
value.signbit -> S
BCD overflow -> B0
BO -> K

### Example:

Convert W1 to packed and store in IFIELD

W1 WPCONV IFIELD

# APPENDIX A

Address codes

APPERDIX

Address codes

# Hexadecimal:

Name	Size	Operation		Hex layout
LOCAL	<b>:</b> S	ea=(B)+d*4	080H+xx	
LOCAL	<b>:</b> B	ea=(B)+d	OC1H	dd
LOCAL	:H	ea=(B)+d	OC2H	dd dd
LOCAL	:W	ea=(B)+d	OC3H	dd dd dd dd
LOCAL P.I.	<b>:</b> B	ea=(B)+d+p*(Rn)	OD4H+y	dd
LOCAL P.I.	<b>:</b> H	ea=(B)+d+p*(Rn)	OD8H+y	dd dd
LOCAL P.I.	:W	ea=(B)+d+p*(Rn)	ODCH+y	dd dd dd dd
LOCAL INDIRECT	<b>:</b> B	ea=((B)+d)	OC5H	dd
LOCAL INDIRECT	:H	ea=((B)+d)	ос6н	dd dd
LOCAL INDIRECT	:W	ea=((B)+d)	ос7н	dd dd dd dd
LOCAL INDIRECT P.I.	<b>:</b> B	ea=((B)+d)+p*(Rn)	OE4H+y	dd
LOCAL INDIRECT P.I.	:H	ea=((B)+d)+p*(Rn)	OE8H+y	dd dd
LOCAL INDIRECT P.I.	:W	ea=((B)+d)+p*(Rn)	OECH+y	dd dd dd dd
RECORD	<b>:</b> S	ea=(R)+d*4	080H+xx	
RECORD	<b>:</b> B	ea=(R)+d	0С9Н	dd
RECORD	<b>:</b> H	ea=(R)+d	OCAH	dd dd
RECORD	:W	ea=(R)+d	OCBH	dd dd dd dd
PRE-INDEXED	<b>:</b> B	ea=(Rn)+d	OF4H+y	dd
PRE-INDEXED	<b>:</b> H	ea=(Rn)+d	OF8H+y	dd dd
PRE-INDEXED	: W	ea=(Rn)+d	OFCH+y	dd dd dd dd
ABSOLUTE		ea=a	ос4н	aa aa aa aa
ABSOLUTE P.I.		ea=a+(Rn) <b>*</b> p	OEOH+y	aa aa aa aa
CONSTANT	<b>:</b> S	op=c	000H+cc	
CONSTANT	<b>:</b> B	op=c	OCDH	cc
CONSTANT	: H	op=c	OCEH	cc cc
CONSTANT	: W	op=c	OCFH	cc cc cc cc
CONSTANT	: F	op=c	OCFH	cc cc cc cc
CONSTANT	:D	op=c	OCCH	cc cc cc cc
REGISTER		op=(Rn)	ODOH+y	cc cc cc cc
DESCRIPTOR		ea=A+p*(Rn)	OFOH+y	<operand></operand>
ALTERNATIVE			ос8н	<pre><operand></operand></pre>
Not used			ОСОН	

# Octal:

Name	Size	Operation		Octal layout
LOCAL	<b>:</b> S	ea=(B)+d*4	100B+dd	
LOCAL	:B	ea=(B)+d	301B	ddd
LOCAL	:H	ea=(B)+d	302B	ddd ddd
LOCAL	:W	ea=(B)+d	303B	ddd ddd ddd ddd
LOCAL P.I.	<b>:</b> B	ea=(B)+d+p*(Rn)	324B+y	ddd
LOCAL P.I.	:H	ea=(B)+d+p*(Rn)	330B+y	ddd ddd
LOCAL P.I.	:W	ea=(B)+d+p*(Rn)	334B+y	ddd ddd ddd ddd
LOCAL INDIRECT	<b>:</b> B	ea=((B)+d)	305B	ddd
LOCAL INDIRECT	:H	ea=((B)+d)	306B	ddd ddd
LOCAL INDIRECT	:W	ea=((B)+d)	307B	ddd ddd ddd ddd
LOCAL INDIRECT P.I.	<b>:</b> B	ea=((B)+d)+p*(Rn)	344B+y	ddd
LOCAL INDIRECT P.I.	<b>:</b> H	ea=((B)+d)+p*(Rn)	350B+y	ddd ddd
LOCAL INDIRECT P.I.	:W	ea=((B)+d)+p*(Rn)	354B+y	ddd ddd ddd ddd
RECORD	<b>:</b> S	ea=(R)+d*4	200B+dd	
RECORD	<b>:</b> B	ea=(R)+d	311B	ddd
RECORD	:H	ea=(R)+d	312B	ddd ddd
RECORD	: W	ea=(R)+d	313B	ddd ddd ddd ddd
PRE-INDEXED	: B	ea=(Rn)+d	364B+y	ddd
PRE-INDEXED	: H	ea=(Rn)+d	370B+y	ddd ddd
PRE-INDEXED	: W	ea=(Rn)+d	374B+y	ddd ddd ddd ddd
ABSOLUTE		ea=a	304B	aaa aaa aaa aaa
ABSOLUTE P.I.	_	ea=a+(Rn) <b>*</b> p	340B+y	aaa aaa aaa aaa
CONSTANT	:S	op=c	000B+cc	
CONSTANT	: B	op=c	315B	ccc
CONSTANT	: H	op=c	316B	ccc ccc
CONSTANT	: W	op=c	317B	ccc ccc ccc ccc
CONSTANT	:F	op=c	317B	ccc ccc ccc ccc
CONSTANT	; D	ob=c	314B	ccc ccc ccc ccc
REGISTER		op=(Rn)	320B+y	ccc ccc ccc ccc
		op (IIII)	) <u></u> 01. y	
DESCRIPTOR		ea=A+p*(Rn)	360B+y	<pre><operand></operand></pre>
ALTERNATIVE		* \"/	310B	<pre><operand></operand></pre>
Not used			300B	

# APPENDIX B

Address code table

ASSESSES

Address come nable

### Hexadecimal:

:S :B :H :W :F :D PREFIX

LOCAL 040H+dd 0C1H 0C2H 0C3H

LOCAL P.I. OD4H+ OD8H+ ODCH+

LOCAL INDIRECT OC5H OC6H OC7H

LOCAL INDIRECT P.I. OE4H+ OE8H+ OECH

RECORD 080H+dd 0C9H 0CAH 0CBH

PRE-INDEXED OF4H+ OF8H+ OFCH+

ABSOLUTE OC4H

ABSOLUTE P.I. OEOH+

CONSTANT OOOH+cc OCDH OCEH OCFH OCCH

REGISTER ODOH+

Address code prefixes:

DESCRIPTOR OFOH+

ALTERNATIVE OC8H

# Octal:

	<b>:</b> S	<b>:</b> B	<b>:</b> H	:W	<b>:</b> F	<b>:</b> D	PREFIX
LOCAL	1ddB	301B	302B	303B			
LOCAL P.I.		324B+	330B+	334B+			
LOCAL INDIRECT		305B	306B	307B			
LOCAL INDIRECT P.I.		344B+	350B+	354B+			
RECORD	2ddB	311B	312B	313B			
PRE-INDEXED		364B+	370B+	374B+			
ABSOLUTE				304B			
ABSOLUTE P.I.				340B+			
CONSTANT	ОссВ	315B	316B	317B	317B	314B	
REGISTER	320B+						

# Address code prefixes:

DESCRIPTOR 360B+
ALTERNATIVE 310B

# APPENDIX C

Symbols and abbreviations

O RIGHISSA

System and althoughout and along the

#### METALANGUAGE SYMBOLS:

```
optional syntax element
  n
              more than one optional syntax element
( )
              contents of
              defined as
::=
:=:
              exchange contents of
              is set to point to
**
              to the power of
< >
              general operand
<< >>
              direct operand
<=operand=>
              implicit descriptor operand
P.I.
              post-index
alt.
              alternative
no.
              number
              effective address
ea
              value of operand, op=(ea)
op
Α
              descriptor.address
              absolute address
a
С
              constant
đ
              displacement
              0,1,2,3,4,5,6,7
х
                                 (octal)
              0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F
                                                  (hexadecimal)
               0,1,2, or 3 - specifies the registers R1-R4
У
               1/8 (bit), 1 (byte), 2 (halfword), 4 (word),
p
               4 (float), and 8 (double float). Post-index
               scaling factor.
               a subset of data types
t
displ.
               displacement
log size
               the logarithm to the base two of the size of
               a data element, in number of words
I1
12
               integer accumulators
13
               or index registers
14
```

#### Access Codes:

```
r read access
w write access
rw read and write access
rwl read, write and locked swap access
aa address access
s special, explained explicitly in
the instruction descriptions
```

#### ASSEMBLY NOTATION:

#### Registers:

```
Rn
    n=1..4
              register, type determined by context
    n=1..4
             upper half of double-precision register
En
    n=1..4
              lower half of double-precision register
BIn n=1..4
              integer type register used for bit data
              integer type register used for byte data
BYn n=1..4
    n=1..4
Hn
              integer type register used for halfword data
    n=1..4
Wn
              integer type register used for word data
    n=1..4
Fn
              float type register used for single-precision float
Dn
    n=1..4
              float type register used for double-precision float
Р
              program counter
L
              link (return address) register
В
              local variable base register
R
              record base register
ST
              status register
OTE
              own trap enable register
MTE
              mother trap enable register
CTE
              child trap enable register
TEMM
              trap enable modification mask
TOS
              top of stack register
LL
              low limit trap register
HL
              high limit trap register
THA
              trap handler address register
```

#### Data types:

BI	bit	
BY	byte	
H	halfword	
W	word	
F	float	
D.	Ja., 1, 1 - 01 -	

D double float

BCD binary coded decimal

### Data part length specifiers:

<b>:</b> S	short	6	bits
<b>:</b> B	byte	8	bits
<b>:</b> H	halfword	2	bytes
:W	word	4	bytes
:F	float	4	bytes
: D	double float	8	bytes

## APPENDIX D

New instructions - 1987 extension

G X Z II M B S S A

Mew Instituctions - 1987 extendion

Instructi	Instruction		
AMODB	integer modulo	160	
CAD :=	load current alternative domain	318	
CLINIT	initialize local clock	272	
CLREAD	read local clock	273	
DDIRT	dump dirty	287	
ENTIER	SIMULA entier function	161	
JUMPS	call supervisor	319	
LCNTXT	load context block	312	
LREGBL	load register block	310	
NCPLC	convert ND-500 descriptor to PLANC descriptor	271	
PHYLADR	get physical address	322	
PLCCN	convert PLANC descriptor to ND-500 descriptor	270	
RECVE	receive from port	306	
REXT	read from device external to CPU	313	
RHOLE	read from NUCLEUS hole	303	
RPHS	read from physical address	316	
SCNTXT	save context block	311	
SCPUNO	store CPU number	321	
SEND	send to port	305	
SREGBL	save register block	309	
SVERS	store microprogram version	320	
TOSSP :=	special load of TOS	315	
WEXT	write to device external to CPU	314	
WHOLE	write to NUCLEUS hole	304	
WPHS	write to physical address	317	

# APPENDIX E

Instruction table

A FRESDIX B

Edetroction table

## DATA TRANSFER AND LOGICAL INSTRUCTIONS

BIn BYn Hn Wn Fn Dn		load bit load byte load halfword load word load float load double float	page	125
	B := R :=	load local base load record base	page page	
BIn BYn Hn Wn Fn Dn		store bit store byte store halfword store word store float store double float	page	128
	B =: R =:	local base store record base store	page page	
BI BY H W F D	MOVE MOVE MOVE MOVE MOVE	move bit move byte move halfword move word move float move double float	page	131
BI BY H W F D	SWAP SWAP SWAP SWAP SWAP SWAP	bit swap byte swap halfword swap word swap float swap double float swap	page	132
	COMP COMP COMP COMP COMP	register bit compare register byte compare register halfword compare register word compare register float compare register float compare	page	133
BI BY H W F D	COMP2 COMP2 COMP2 COMP2 COMP2	bit compare byte compare halfword compare word compare float compare double float compare	page	134
BI BY H W F D	TEST TEST TEST TEST TEST TEST	bit test against zero byte test against zero halfword test against zero word test against zero float test against zero double float test against zero	page	135

BYn NEG Hn NEG Wn NEG Fn NEG Dn NEG	byte register negate halfword register negate word register negate float register negate	page 136
BIn INV BYn INV Hn INV Wn INV	double float register negate  bit invert register  byte invert register  halfword invert register  word invert register  word invert register with carry	page 137
BYn ABS Hn ABS Wn ABS Fn ABS Dn ABS	byte absolute value halfword absolute value word absolute value float absolute value double float absolute value	page 139
BIn CLR BYn CLR Hn CLR Wn CLR Fn CLR	bit register clear byte register clear halfword register clear word register clear float register clear	page 140
Dn CLR  BI STZ  BY STZ  H STZ  W STZ  F STZ  D STZ	double float register clear  bit store zero byte store zero halfword store zero word store zero float store zero	page 141
BI SET1 BY SET1 H SET1 W SET1 F SET1 D SET1	double float store zero  bit set to one byte set to one halfword set to one word set to one float set to one double float set to one	page 142
BY INCR H INCR W INCR F INCR D INCR	byte increment halfword increment word increment float increment double float increment	page 143
BY DECR H DECR W DECR F DECR D DECR	byte decrement halfword decrement word decrement float decrement double float decrement	page 144
BIn AND BYn AND Hn AND Wn AND	bit and register byte and register halfword and register word and register	page 145

BIn BYn Hn Wn		bit or register byte or register halfword or register word or register	page	146
	XOR XOR XOR XOR	bit exclusive or register byte exclusive or register halfword exclusive or register word exclusive or register	page	147
BY H W	SHL SHL SHL	byte shift logical halfword shift logical word shift logical	page	148
BY H W	SHA SHA SHA	byte shift arithmetical halfword shift arithmetical word shift arithmetical	page	149
BY H W	SHR SHR SHR	byte shift rotational halfword shift rotational word shift rotational	page	150
Hn Wn	GETBI GETBI GETBI PUTBI PUTBI PUTBI	byte get bit halfword get bit word get bit byte put bit halfword put bit word put bit	page	151
BY H W BY H	CLEBI CLEBI CLEBI SETBI SETBI SETBI	byte clear bit halfword clear bit word clear bit byte set bit halfword set bit word set bit	page	153
Hn Wn	GETBF GETBF PUTBF PUTBF PUTBF	byte get bit field halfword get bit field word get bit field byte put bit field halfword put bit field word put bit field	page	155
Fn Dn	REM REM	float divide with remainder double float divide with remainder	page	157
Fn Dn Fn Dn	INT INT INTR INTR	float integer part double float integer part float integer part with rounding double float integer part with rounding	page	158
BYn Hn Wn	AMODB AMODB AMODB	byte integer modulo halfword integer modulo word integer modulo	page	160
F D	ENTIER ENTIER	float SIMULA entier function double float SIMULA entier function	page	161

### ARITHMETICAL INSTRUCTIONS

BYn + Hn + Wn + Fn + Dn +	byte add halfword add word add floating add double float add	page 165
BYn - Hn - Wn - Fn - Dn -	byte subtract halfword subtract word subtract float subtract double float subtract	page 166
BYn * Hn * Wn * Fn * Dn *	byte multiply halfword multiply word multiply floating multiply double float multiply	page 167
BYn / Hn / Wn / Fn / Dn /	byte divide halfword divide word divide float divide double float divide	page 168
BY ADD2 H ADD2 W ADD2 F ADD2 D ADD2	byte add two arguments halfword add two arguments word add two arguments float add two arguments double float add two arguments	page 169
BY SUB2 H SUB2 W SUB2 F SUB2 D SUB2	byte subtract two arguments halfword subtract two arguments word subtract two arguments float subtract two arguments double float subtract two arguments	page 170
BY MUL2 H MUL2 W MUL2 F MUL2 D MUL2	byte multiply two arguments halfword multiply two arguments word multiply two arguments float multiply two arguments double float multiply two arguments	page 171
BY DIV2 H DIV2 W DIV2 F DIV2 D DIV2	byte divide two arguments halfword divide two arguments word divide two arguments float divide two arguments double float divide two arguments	page 172
BY ADD3 H ADD3 W ADD3 F ADD3 D ADD3	byte add three arguments halfword add three arguments word add three arguments float add three arguments double float add three arguments	page 173

BY H W F D	SUB3 SUB3 SUB3 SUB3 SUB3	byte subtract three arguments halfword subtract three arguments word subtract three arguments float subtract three arguments double float subtract three arguments	page	174
BY H W F D	MUL3 MUL3 MUL3 MUL3 MUL3	byte multiply three arguments halfword multiply three arguments word multiply three arguments float multiply three arguments double float multiply three arguments	page	175
BY H W F D	DIV3 DIV3 DIV3 DIV3	byte divide three arguments halfword divide three arguments word divide three arguments float divide three arguments double float divide three arguments	page	176
BYn Hn Wn	MUL4 MUL4 MUL4	byte multiply with overflow halfword multiply with overflow word multiply with overflow	page	177
	DIV4 DIV4 DIV4	byte divide with remainder halfword divide with remainder word divide with remainder	page	178
Wn Wn	UMUL UDIV	word unsigned multiplication word unsigned divide	page page	
Wn Wn	ADDC SUBC	word add with carry word subtract with carry	page page	
BYn Hn Wn Fn Dn	MULAD MULAD MULAD MULAD MULAD	byte multiply and add halfword multiply and add word multiply and add float multiply and add double float multiply and add	page	183
Hn	PSUM PSUM PSUM PSUM PSUM PSUM	byte add and multiply halfword add and multiply word add and multiply float add and multiply double float add and multiply	page	184

### MATHEMATICAL FUNCTIONS

Fn Dn	AXI AXI	float <a> to the <i>'th power double float <a> to the <i>'th power</i></a></i></a>	page	187
BYn Hn Wn	IXI IXI	<pre>byte <i> to the <j>'th power halfword <i> to the <j>'th power word <i> to the <j>'th power</j></i></j></i></j></i></pre>	page	188
	POLY POLY	floating polynomial double float polynomial	page	189
Fn Dn	SQRT SQRT	float square root double float square root	page	190
Fn Dn	SIN SIN	float sine double float sine	page	191
	ASIN ASIN	float arc sine double float arc sine	page	192
Fn Dn	COS COS	float cosine double float cosine	page	193
Fn Dn	ACOS ACOS	float arc cosine double float arc cosine	page	194
Fn Dn	TAN TAN	float tangent double float tangent	page	195
Fn Dn	ATAN ATAN	float arc tangent double float arc tangent	page	196
Fn Dn	ATAN2 ATAN2	float two argument arc tangent double float two argument arc tangent	page	197
Fn Dn	EXP EXP	float exponential double float exponential	page	198
Fn Dn	ALOG ALOG	float natural logarithm double float natural logarithm	page	199
Fn Dn	ALOG2 ALOG2	float binary logarithm double float binary logarithm	page	200
Fn Dn	ALOG10 ALOG10	float common logarithm double float common logarithm	page	201

### CONTROL INSTRUCTIONS

GO:B GO:H GO:W	jump byte jump halfword jump word		page 205
JUMPG	jump general		page 206
IF = GO IF Z GO IF = GO:B IF = GO:H	Z=1	equal (alt. assembly notation) byte displacement halfword displacement	page 207
IF >< GO IF -Z GO IF >< GO:B IF >< GO:H		unequal (alt. assembly notation) byte displacement halfword displacement	page 207
<pre>IF &gt; GO IF &gt; GO:B IF &gt; GO:H</pre>	S=0 and Z=0	greater signed	page 207
IF < GO IF S GO IF < GO:B IF < GO:H	S=1	<pre>less signed (alt. assembly notation)</pre>	page 207
IF >= GO IF -S GO IF >= GO:E IF >= GO:E		greater or equal signed (alt. assembly notation)	page 207
IF <= GO IF <= GO:E IF <= GO:H		less or equal signed	page 207
IF K GO:B IF K GO:H	K=1	flag	page 207
IF -K GO IF -K GO:E IF -K GO:E		not flag	page 207
IF >> GO IF >> GO:F IF >> GO:F	3	greater magnitude	page 207
IF >>= GO IF C GO IF >>= GO IF >>= GO		greater or equal magnitude (alt. assembly notation)	page 20°
IF << GO IF -C GO IF << GO:	C=0	less magnitude (alt. assembly notation)	page 20°

	IF << GO:H				
	IF <<= GO IF <<= GO:E IF <<= GO:H		less or equal magr	nitude	page 207
	IF ST GO		specified bit in s	status	page 207
	IF ST GO:B IF ST GO:H		register set		
	IF -ST GO		specified bit in s register not set	status	page 207
	IF -ST GO:E		Tegrater not set		
BY BY H H W W F F D	LOOPI:B LOOPI:H LOOPI:B LOOPI:H LOOPI:B LOOPI:B LOOPI:H LOOPI:B LOOPI:H	byte loop incr byte loop incr halfword loop halfword loop word loop incr word loop incr float loop incr float loop incr double float l	ement increment increment ement ement erement rement crement oop increment		page 209
BY BY H W W F D D	LOOPD:B LOOPD:H LOOPD:B LOOPD:H LOOPD:H LOOPD:B LOOPD:H LOOPD:B LOOPD:H	byte loop decr byte loop decr halfword loop halfword loop word loop decr word loop decr float loop decr float loop decr double float decreased	rement decrement decrement rement rement crement crement decrement		page 211
BY BY H W W F F D	LOOP:B LOOP:B LOOP:H LOOP:B LOOP:H LOOP:B LOOP:H LOOP:B LOOP:H		eral step general step general step eral step eral step eral step		page 213

CALLG CALL	call subroutine general call subroutine absolute	page page	
INIT	initialize stack	page	217
ENTM	enter module	page	219
ENTD	enter subroutine directly	page	-
ENTS	enter stack subroutine	page	
ENTF	enter subroutine	page	
ENTSN	enter max argument stack subroutine	page	221
ENTFN	enter max argument subroutine	page	222
ENTT	enter trap handler	page	223
ENTB	enter buddy subroutine	page	225
RET	clear flag return from subroutine	page	226
RETK	set flag return from subroutine	page	
RETD	return from direct subroutine	page	
RETT	trap handler return	page	
IF K RET	if flag set subroutine return	page	
RETB	buddy subroutine return	page	
RETBK	set flag buddy subroutine return	page	226

### STRING INSTRUCTIONS

BI BY H W F D	SMOVE SMOVE SMOVE SMOVE SMOVE SMOVE	bit string move byte string move halfword string move word string move float string move double float string move	page	234
BY BY	SMVWH SMVUN	byte move string while byte move string until	page page	
BY BY	SMVTR SMVTU	move translated string move string translated until	page page	
BI BY H W F	SMOVN SMOVN SMOVN SMOVN SMOVN SMOVN	string move n bits string move n bytes string move n halfwords string move n words string move n floats string move n double floats	page	239
BIn Bn Hn Wn Fn Dn	SFILL SFILL SFILL SFILL SFILL SFILL	bit string fill byte string fill halfword string fill word string fill float string fill double float string fill	page	240
		string fill n bits string fill n bytes string fill n halfwords string fill n words string fill n floats string fill n double floats	page	241
BY BY BY BY	SCOMP SCOTR SCOPA SCOPT	string compare string compare translated string compare with pad string compare translated with pad	page page page page	243 244
BY BI BY BY BY	SSKIP SLOCA SLOCA SSCAN SSPAN SMATCH	skip elements string locate bit string locate byte string scan string span string match	page page page page page	247 247 248 249
BY BY	SSPAR SCHPAR	set parity in string check parity in string	page page	

## MISCELLANEOUS INSTRUCTIONS

BY H W F D	BMOVE BMOVE BMOVE BMOVE BMOVE	byte block move halfword block move word block move float block move double float block move	page	255
BI BI BI BI	BYCONV HCONV WCONV FCONV DCONV	bit to byte convert bit to halfword convert bit to word convert bit to float convert bit to double float convert	page	256
BY BY BY BY BY	BICONV HCONV WCONV FCONV DCONV	byte to bit convert byte to halfword convert byte to word convert byte to float convert byte to double float convert	page	256
H H H H	BICONV BYCONV WCONV FCONV DCONV	halfword to bit convert halfword to byte convert halfword to word convert halfword to float convert halfword to double float convert	page	256
W W W W	BICONV BYCONV HCONV FCONV DCONV	word to bit convert word to byte convert word to halfword convert word to float convert word to double float convert	page	256
F F F F	BICONV BYCONV HCONV WCONV DCONV	float to bit convert float to byte convert float to halfword convert float to word convert float to double float convert	page	256
D D D D	BICONV BYCONV HCONV WCONV FCONV	double float to bit convert double float to byte convert double float to halfword convert double float to word convert double float to float convert	page	256
F D F D F	BYCONR BYCONR HCONR HCONR WCONR WCONR	float to byte convert with rounding double float to byte convert with rounding float to halfword convert with rounding double float to halfword convert with rounding float to word convert with rounding double float to word convert with rounding	page	258
W D	FCONR FCONR	word to float convert with rounding double float to float convert with rounding	page	258
	LADDR LADDR LADDR	bit load address byte load address halfword load address	page	259

Wn Fn Dn	LADDR LADDR LADDR	word load address float load address double float load address		
BI BY H W F D	RLADDR RLADDR RLADDR RLADDR RLADDR RLADDR	bit load address record byte load address record halfword load address record word load address record float load address record double float load address record	page	260
BI BY H W F D	BLADDR BLADDR BLADDR BLADDR BLADDR BLADDR	bit load address local byte load address local halfword load address local word load address local float load address local double float load address local	page	261
Wn.	CHAIN	load address of multilevel link	page	262
BYn Hn <b>W</b> n	LIND LIND	byte load index halfword load index word load index	page	263
BYn Hn Wn	CIND CIND CIND	byte calculate index halfword calculate index word calculate index	page	264
	NOOP	no operation	page	265
	SETK CLRK	set flag clear flag	page page	
Wrı	GETB FREEB	get buddy free buddy	page page	
W W	PLCCN NCPLC	convert PLANC descriptor to ND-500 descriptor convert ND-500 descriptor to PLANC descriptor	page page	
	CLINIT	initialize local clock	page	272
	CLREAD	read local clock	page	273

## SPECIAL INSTRUCTIONS

	SOLO disable process switch TUTTI enable process switch		page 2	
BYn	TSET	test and set	page 2	279
	BP	break point instruction	page 2	280
	SETE CLTE	set bit in trap enable register clear bit in trap enable register	page 2	
	L := HL := LL := ST1 := OTE1 := OTE2 := TOS := THA :=	load link register load upper limit register load lower limit register load first status register load first own trap enable register load second own trap enable register load top of stack register load trap handler register	page 7	283
	L =: HL =: LL =: ST1 =: OTE1 =: OTE2 =: MTE2 =: MTE1 =: CTE1 =: CTE2 =: TEMM1 =: TEMM2 =: CED =: CAD =: PS =: TOS =: THA =: P =:	store link register store upper limit register store lower limit register store first status register store first own trap enable register store second own trap enable register store first mother trap enable register store second mother trap enable register store first child trap enable register store second child trap enable register store second child trap enable register store first trap enable modification mask store second trap enable modification mask store current executing domain register store current alternative domain register store process segment register store top of stack register store trap handler register store program counter	page	284
	An := En := An =: En =:	load most sign. part of double float reg. load least sign. part of double float reg. store most sign. part of double float reg. store least sign. part of double float reg.	page	285
DT	DCC DDIRT PCC DMON PMON DMOF PMOF	data clear cache dump dirty program clear cache data memory management on program memory management on data memory management off program memory management off	page page page page page page	287 288 289 290 291 292
BIn Hn BI	RWIP RWIP ZWIP	read Written In Page bit read Written In Page group clear Written In Page bit	page page	

	CWIP	clear Written In Page table	page	295
BIn Hn	RPGU RPGU	read PaGe Used bit read PaGe Used group	page	
BI	ZPGU CPGU	clear PaGe Used bit clear PaGe Used table	page page	
Hn	RIOM	read ND-100 memory	page	299
	PCTSB DCTSB	clear program translation speedup buffer clear data translation speedup buffer	page page	
BIn BYn Hn Wn	RDUS RDUS RDUS RDUS	load bit bypassing cache load byte bypassing cache load halfword bypassing cache load word bypassing cache	page	301
BY BY W1 W1	RHOLE WHOLE SEND RECVE	read from NUCLEUS hole write to NUCLEUS hole send to port receive from port	page page page	304 305
	SREGBL LREGBL SCNTXT LCNTXT	save register block load register block save context block load context block	page page page	310 311
Wn	REXT	read from device external to CPU	page	313
Wn	WEXT	write to device external to CPU	page	314
	TOSSP	special load of TOS	page	315
	RPHS	read from physical address	page	316
	WPHS	write to physical address	page	317
	CAD :=	load alternative domain register	page	318
	JUMPS	call supervisor	page	319
	SVERS	store version	page	320
	SCPUNO	store CPU number	page	321
tn	PHYLADR	get physical address	page	322

## BCD INSTRUCTIONS (Option)

PADD PADDR	packed add rounded	page page	
PSUB PSUBR	packed subtract rounded	page page	
PMPY PMPYR	packed multiply packed multiply rounded	page page	
PCOMP	packed compare	page	333
PSHIFT PSHIFTR	packed shift rounded	page page	
PPACK PPACKR	convert ASCII to packed convert ASCII to packed rounded	page page	
PUPACK PUPACKR	convert packed to ASCII convert packed to ASCII rounded	page page	
PWCONV	convert packed to binary	page	337
WPCONV	convert binary to binary	page	338

# APPENDIX F

Alphabetical instruction table

A F F R N D I K F

Alphabetical instruction table

Legal data formats	Assembly notation	Name	Page
			. 0 -
BY H W F D	tn *	multiply	167
BY H W F D	tn +	add	165
BY H W F D	tn -	subtract	166
BY H W F D	tn /	divide	168
BI BY H W F D	tn :=	load	125
BI BY H W F D	tn =:	store	128
BY $H$ $W$ $F$ $D$	tn ABS	absolute value	139
F D	tn ACOS	arc cosine	194
BY $HWFD$	t ADD2	add two arguments	169
BY $HWFD$	t ADD3	add three arguments	173
W	t ADDC	add with carry	181
F D	tn ALOG	natural logarithm	199
F D	tn ALOG10	common logarithm	201
F D	tn ALOG2	binary logarithm	200
BI BY H W	tn AND	AND register	145
BY H $W$	tn AMODB	integer modulo	160
F D	tn ASIN	arc sine	192
F D	tn ATAN	arc tangent	196
F D	tn ATAN2	arc tangent two argument	197
F D	tn AXI	register <a> to the <i>'th power</i></a>	187
	An :=	load most significant part	285
		of double float reg	
	An $=:$	store most significant part	285
		of double float reg	
	B :=	load local base	126
	B =:	local base store	129
BI BY H W F D	t BLADDR	load address local	261
BY $H$ $W$ $F$ $D$	t BMOVE	block move	255
	BP	break point instruction	280
BI HWFD	t BYCONR	convert to byte with rounding	258
BI HWFD	t BYCONV	convert to byte	256
	CAD :=	load alternative domain register	318
	CAD = :	store alternative domain register	284
	CALL	call subroutine absolute	216
	CALLG	call subroutine general	215
	CED =:	store current executing domain reg.	284
W	tn CHAIN	load address of multilevel link	262
BY H $W$	tn CIND	calculate index	264
BY H W	t CLEBI	clear bit	153
	CLINIT	initialize local clock	272
BI BY H W F D	tn CLR	register clear	140
	CLREAD	read local clock	273
	CLRK	clear flag	267
	CLTE	clear bit in trap enable register	282
BI BY H W F D	tn COMP	register compare	133
BI BY H W F D	t COMP2	compare	134
F D	tn COS	cosine	193
	CPGU	clear page used table	298
	C'TE1 =:	store first child trap enable reg.	284
	CTE2 =:	store second child trap enable reg.	
	CWIP	clear written in page table	295
	DCC	data cache clear	286
BI BY H W F	t DCONV	convert to double float	256
	DCTSB	clear data TSB	300

Legal.	Assembly		
data formats	notation	Name	Page
	DDIRT	dump dirty	287
BY H W F D	t DECR	decrement	144
BY H W F D	t DIV2	divide two arguments	172
BY H W F D	t DIV3	divide three arguments	176
BY H W F D	tn DIV4	divide with remainder	178
	DMOF	data memory management off	291
	DMON	data memory management on	289
	ENTB	enter buddy subroutine	225
	ENTD	enter subroutine directly	220
	ENTF	enter subroutine	222
	ENTFN	enter max argument subroutine	222
F D	t ENTIER	SIMULA entier function	161
	ENTM	enter module	219
	ENTS	enter stack subroutine	221
	ENTSN	enter max argument stack subroutine	
	ENTT	enter trap handler	223
	En :=	load least significant part	285
		of double float register	
	En = :	store least significant part	285
		of double float register	-
F D	tn EXP	exponential	198
W D	t FCONR	convert to float with rounding	258
BI BY H W D	t FCONV	convert to float	256
	FREEB	free buddy	269
W	t GETB	get buddy	268
BY H $W$	tn GETBF	get bit field	155
BY H $W$	tn GETBI	get bit	151
	GO:B	jump byte	205
	GO:H	jump halfword	205
	GO:W	jump word	205
F D	t HCONR	convert to halfword with rounding	258
BI BY W F D	t HCONV	convert to halfword	256
	HL :=	load upper limit register	283
	HL =:	store upper limit register	284
ВУ Н	ቸም <u>-</u> ድሞ ድብ•	t jump if status bit not set	207
BY H	IF -C GO:t		207 207
ВУ Н	IF -K GO:t		207
ВУ Н	IF -S GO:t		207
ву н	IF -Z GO:t		207
BY H	IF <rel>GO:</rel>	V	207
ВУ Н	IF C GO:t	jump if magnitude greater or equal	-
ВУ Н	IF K GO:t	jump if flag set	207
ВУ Н	IF K RET	subroutine return if flag set	207
ВУ Н	IF S GO:t	jump if signed less	207
ВУ Н	IF ST GO:t		207
ВУ Н	IF Z GO:t	jump if equal	207
		<del>-</del>	
BY $H$ $W$ $F$ $D$	t INCR	increment	143
	INIT	initialize stack	217
F D	tn INT	float integer part	158
F D	tn INTR	float integer part with rounding	159
BI BY H W	tn INV	invert register	137
W	tn INVC	word invert register with carry	138

Legal data formats	Assembly notation	Name	Page
F D	tn IXI JUMPG JUMPS L := L ::	register I to the <j>'th power jump general call supervisor load link register store link register</j>	188 206 319 283 284
BI BY H W F D	tn LADDR LCNTXT	load address load context block	259 312
BY H W	tn LIND LL := LL =:	load index load lower limit register store lower limit register	263 283 284
BYHWFD	t LOOP:B	loop general step	213
BY H W F D	t LOOP:H	loop general step	213
BY HWFD	t LOOPD:B	loop decrement	211
BY H W F D	t LOOPD:H	loop decrement	211
BY HWFD	t LOOPI:B	loop increment	209
BY HWFD	t LOOPI:H	loop increment	209
	LREGBL	load register block	310
BI BY H W F D	t MOVE	move	131
	MTE1 =:	store first mother trap enable reg.	-
	MTE2 =:	store second mother trap enable reg	
BYHWFD	t MUL2	multiply two arguments	171
BYHWFD	t MUL3	multiply three arguments	175
BYHWFD	tn MUL4	multiply with overflow	177
BYHWFD	tn MULAD	multiply and add	183
W	NCPLC	convert ND-500 descriptor to PLANC descriptor	271
BYHWFD	tn NEG	register negate	136
	NOOP	no operation	265
BI BY H W	tn OR	OR register	146
	OTE1 :=	load first own trap enable reg.	283
	OTE1 =:	store first own trap enable reg.	284
	OTE2 :=	load second own trap enable reg.	283
	OTE2 =:	store second own trap enable reg.	284
	P =:	store program counter	284
	PADD	packed add	330
	PADDR	packed add rounded	330
	PCC	program cache clear	288
	PCOMP	packed compare	333
	PCTSB	clear program TSB	300
	tn PHYLADR	get physical address	322
₩	PLCCN	convert PLANC descriptor to ND-500 descriptor	270
	PMOF	program memory management off	292
	PMON	program memory management on	290
	PMPY	packed multiply	332
ת ידו	PMPYR	packed multiply rounded	332
F D	tn POLY	polynomial	189
	PPACK	convert ASCII to packed	335
	PPACKR	convert ASCII to packed rounded	335
	PS =:	store process segment register	284
	PSHIFT	packed shift	334
	PSHIFTR	packed shift rounded	334
	PSUB PSUBR	packed subtract	331
	תמטפת	packed subtract rounded	331

Legal	Assembly		
data formats	notation	Name	Page
BY H W F D	tn PSUM	add and multiply	184
	PUPACK	convert packed to ASCII	336
	PUPACKR	convert packed to ASCII rounded	336
BY H $W$	tn PUTBF	put bit field	156
BY H $W$	tn PUTBI	put bit	152
W	tn PWCONV	convert packed to binary word	337
	R :=	load record base	127
	R =:	record base store	130
BI BY H W	tn RDUS	read bypassing cache	301
W	RECVE	receive from port	306
F D	tn REM	divide with remainder	157
	RET	clear flag return from subroutine	226
	RETB	buddy subroutine return	226
	RETBK	set flag buddy subroutine return	226
	RETD	return from direct subroutine	226
	RETK	set flag subroutine return	226
	RETT'	trap handler return	226
W	REXT'	read from device external to CPU	313
ВҮ	RHOLE	read from NUCLEUS hole	303
Н	t RIOM	read ND-100 memory	299
BI BY H W F D	t RLADDR	load address record	260
BI H	tn RPGU	read page used table	296
	RPHS	read from physical address	316
BI H	tn RWIP	read written in page table	293
BY	t SCHPAR	check parity in string	252
1247	SCNTXT	save context block	311
BY	t SCOMP	string compare	242
BY	t SCOPA	string compare with pad	244
BY	t SCOPT	string compare translated with pad	245
ΈΥ	t SCOTR	string compare translated	243
t.)	SCPUNO	store CPU number	321
W BI BY H W F D	SEND	send to port	305
	t SET1	set to one	142
BY H W	t SETBI	set bit	154
	SETE SETK	set bit in trap enable register	281 266
BI BY H W F D	tn SFILL	set flag	266 240
BI BY H W F D	tn SFILLN	string fill string fill n elements	240 241
BY H W	t SHA	shift arithmetical	149
BY H W	t SHL	shift logical	148
BY H W	t SHR	shift rotational	150
F D	tn SIN	sine	191
BI BY	t SLOCA	string locate	247
BY	t SMATCH	string match	250
BI BY H W F D	t SMOVE	string match	234
BI BY H W F D	t SMOVN	string move n elements	239
BY	t SMVTR	move translated string	237
BY	t SMVTU	move string translated until	238
BY	t SMVUN	move string until	236
BY	t SMVWH	move string while	235
	SOLO	disable process switch	277
F D	tn SQRT	register square root	190
	SREGBL	save register block	309
ВУ	t SSCAN	string scan	248
		-	

Legal data formats	Assembly notation	Name	Page
BY	t SSKIP	skip elements	246
BY	t SSPAN	string span	249
BY	t SSPAR	set parity in string	251
	ST1 :=	load first status register	283
	ST1 =:	store first status register	284
BI BY H W F D	t STZ	store zero	141
BY $HWFD$	t SUB2	subtract two arguments	170
BYHWFD	t SUB3	subtract three arguments	174
W	tn SUBC	subtract with carry	182
	SVERS	store microprogram version	320
BI BY H W F D	t SWAP	swap	132
F D	tn TAN	tangent	195
	TEMM1 = :	store 1st trap enable mod. mask	284
***	TEMM2 =:	store 2nd trap enable mod. mask	284
BI BY H W F D	t TEST	test against zero	135
	THA :=	load trap handler register	283
	THA =:	store trap handler register	284
	TOS :=	load top of stack register	283
	TOS =:	store top of stack register	284
	TOSSP	special load of TOS	315
W	tn TSET	test and set	279
.,	TUTTI	enable process switch	278
W	tn UDIV	unsigned divide	180
M M	tn UMUL	unsigned multiply	179
BI BY H F D	t WCONR	convert to word with rounding	258
BI BY H F D	t WCONV	convert to word	256
M	WEXT	write to device external to CPU	314
BY	WHOLE	write to NUCLEUS hole	304
W	tn WPCONV	convert word to packed	338
נו זו עמ דם	WPHS	write to physical address	317
BI BY H W	tn XOR	exclusive OR register	147
BI	ZPGU	reset page used table bit	297
BI	ZWIP	reset written in page table bit	294

# APPENDIX G

Instruction code table

APPRHUNIX

Institution code that

Appendices G and H are connected through a <u>reference number</u> ( column Ref.). The numbers found in the cross reference table of appendix H correspond to the reference number in appendix G. This helps translation from instruction codes, as found when dumping programs, to named instructions.

		BI	ВУ	Н	W	F	D	Ref.	Page
tn B R	:= := :=	176004	004	010	014 176010 030	020	024	1 2 3	125 126 127
tn		176014 .	034	176020	040	044	050	4	128
B R	=: =:				176012 176011			5 6	129 130
t t	MOVE SWAP	176013 176275	031 176276	176024 176277	032 122	033 176334	054 176335	7 8	131 132
tn t	COMP COMP2	176030 176025	060 055	176034 176026	064 056	070 057	074 100	9 10	133 134
t tn	TEST NEG	101	102 177010	103 177014	104 220	105 224	106 224	11 12	135 136
	INV INVC	177020	177024	177030	230 177420			13 14	137 138
tn	ABS CLR	204	177400 204	177404 204	177410 204	177414 210	177414 214	15 16	139 140
t t	STZ SET1	176205 176206	110 176207	111 176210	112 115	113 107	114 176211	17 18	141 142
t t	INCR DECR	,	176212 176214	116 176215	117 121	120 176216	176213 176217	19 20	143 144
	AND OR	176714 176770	176220 176230	176224 176234	344 240			21 22	145 146
	XOR SHL	176774	176240 176250	176244 176251	244 176252			23 24	147 148
t t	SHA SHR		176253 176256	176254 176257	176255 176260			25 26	149
tn	GETBI PUTBI		176264 176724	176270 176730	176720 176720 176734			27 28	150 151 152
t t	CLEBI SETBI		177175 177200	177176	177177		Market Market State Control of the C	29	153
tn	GETBF PUTBF		176740 176754	177201 176744 176760	177202 176750 176764			30 31 32	154 155 156
	AMODB REM		177674	177700	177704	177130	177134	33	160
tn	INT INTR					177140 177150	177144 177154	34 35 36	157 158 159
tn tn			176064 176074	176070 176100	12 <sup>4</sup> 140	130 144	134 150	37 38	165 166
tn tn	*		176104 176114	176110 176110 176120	154 170	160 174	164 350	39 40	167 168
t	ADD2		176027	176124	123	176126	176127	41	169
t t	SUB2 MUL2		176130 176135	176131 176136	340 176137	176133 176140	176134 176141	42 43	170 171
t 	DIV2		176142	176143	176144	176145	176146	44	172

		BI	ВУ	Н	W	F	D	Ref.	Page
t t t t	ADD3 SUB3 MUL3 DIV3		176147 176154 176161 176166	176150 176155 176162 176167	176151 176156 176163	176152 176157 176164	176153 176160 176165	45 46 47	173 174 175
tn tn tn	MUL4 DIV4 UMUL		176040 176054	176044 176060	176170 176050 176174 176200	176171	176172	48 49 50 51	176 177 178 179
tn	ADDC				177110 177100			52 53	180
tn	SUBC MULAD PSUM		176350 176370	176354 176374	177104 250 176400	176360 176404	176364 176410	54 55 56	182 183 184
tn tn	AXI IXI POLY		176310	176314	176320	176300 176340	176304 176344	57 58 59	187 188 189
tn	SQRT					176324 177530	176330 177604	60	190 191
tn	ASIN COS ACOS					177534 177540 177544	177610 177614 177620	62 63 64	192 193 194
tn tn	TAN ATAN ATAN2 EXP					177550 177554 177560 177564	177624 177630 177634 177640	65 66 67 68	195 196 197 198
tn tn	ALOG ALOG2 ALOG10 GO				300	177570 177574 177600	177644 177650 177654	69 70 71 72	199 200 201 205
:W	GO GO JUMPG IF = GO				301 302 264 304			73 74 75 76	205 205 206 207
:B	IF = GO IF >< GO IF >< GO IF > GO				305 306 307 310			77 78 79 80	207 207 207 207
:B :H	IF > GO IF < GO IF < GO IF >= GO				311 312 313 314			81 82 83 84	207 207 207 207
:B :H	IF >= GO IF <= GO IF <= GO IF K GO				315 316 317 320			85 86 87 88	207 207 207 207

		BI	ВУ	Н	W	F	D	Ref.	Page
:B :H	IF K GO IF -K GO IF -K GO IF >> GO				321 322 323 324			89 90 91 92	207 207 207 207
:B :H	IF >> GO IF >>= GO IF >>= GO IF << GO				325 326 327 330			93 94 95 96	207 207 207 207
:B :H	IF << GO IF <<= GO IF <<= GO IF ST GO				331 332 333 176173			97 98 99 100	207 207 207 207
:B :H	IF ST GO IF -ST GO IF -ST GO t LOOPI		176336	176337	176544 176545 176204 277	176434	176435	101 102 103 104	207 207 207 209
:B :H	t LOOPI t LOOPD t LOOPD t LOOP		176436 176443 176450 176455	176437 176444 176451 176456	341 176445 176452 176457	176441 176446 176453 176460	176442 176447 176454 176461	105 106 107 108	209 211 211 213
:H	t LOOP CALL CALLG INIT		176462	176463	176464 303 265 334	176465	176466	109 110 111 112	213 216 215 217
	ENTM ENTD ENTS ENTF				337 234 270 335	***************************************		113 114 115 116	219 220 221 222
***	ENTSN ENTFN ENTT ENTB				272 336 274 275			117 118 119 120	221 222 223 225
-	RET RETK RETB RETBK				200 201 177034 177035			121 122 123 124	226 226 226 226
t	RETD RETT IF K RET SMOVE	176546	176547	176550	202 203 235 176551	176552	176553	125 126 127 128	226 226 226 234
t t t	SMVWH SMVUN SMVTR SMVTU		176562 176563 176564 176565					129 130 131 132	235 236 237 238

		BI	ВУ	H	W	F	D	Ref.	Page
	SMOVN SFILL SFILLN SCOMP	176566 176574 176624	176567 176600 176630 176654	176570 176604 176634	176571 176610 176640	176572 176614 176644	176573 176620 176650	133 134 135 136	239 240 241 242
t t t	SCOTR SCOPA SCOPT SSKIP		176655 176676 176677 176656					137 138 139 140	243 244 245 246
t t t	SLOCA SSCAN SSPAN SMATCH	176657	176660 176661 176662 176663		,			141 142 143 144	247 248 249 250
t t t	SSPAR SCHPAR BMOVE BICONV		176664 176665 176440 176511	177170 176516	177171 176523	177172 176530	177173 176535	145 146 147 148	251 252 255 256
t t t	BYCONV HCONV WCONV FCONV	176504 176505 176506 176507	176512 176513 176514	176517 176520 176521	176524 176525 176526	176531 176532 176533	176536 176537 176540 176541	149 150 151 152	256 256 256 256
t t t	DCONV BYCONR HCONR WCONR	176510	176515	176522	176527	176534 177160 177162 177164	177161 177163 177165	153 154 155 156	256 258 258 258
t t tn	FCONR ENTIER LADDR	177040	177044	177050	177203 176474	176707 176474	177204 176710 177054	157 159 160	258 161 259
	RLADDR BLADDR CHAIN LIND	176125 176263	176132 176274 176414	176261 176467 176420	276 176543 176554 254	276 176543 177710	176262 176470 177714	161 162 163 164	260 261 262 263
tn	CIND NOOP SETK CLRK		176424	176430	260 003 177002 177003	177720	177724	165 166 167 168	264 265 266 267
Wn	GETB FREEB SOLO TUTTI				177114 176666 177000 177001			169 170 171 172	268 269 277 278
t	TSET BP SETE CLTE		176500	**************************************	002 176471 176472			173 174 175 176	279 280 281 282
L	:=				176473			177	283

	BI	ВУ	Н	W	F	D	Ref.	Page
HL := LL := ST1:=				176667 176670 176671			178 179 180	283 283 283
OTE1:= OTE2:= TOS:= TOSSP:=				176673 176674 176675 177237	HAARON , LOUIS AND LOUIS A		181 182 183 184	283 283 283 315
THA:= CAD:= L =: HL =:				176712 176672 176700 176701			185 186 187 188	283 318 284 284
LL =: ST1=: OTE1=: OTE2=:				176702 176703 176705 176706	realization and the second second second		189 190 191 192	284 284 284 284
MTE1=: MTE2=: CTE1=: CTE2=:				176560 176561 177120 177121			193 194 195 196	284 284 284 284
TEMM1=: TEMM2=: CED=: CAD=:				177122 177123 177124 177125			197 198 199 200	284 284 284 284
PS=: TOS=:		***************************************		177174 176711			203 204	284 284
THA=: P =: An := En :=		anne ann an Airm an Airm ann ann ann ann ann ann ann ann ann an		176713 176542 177060 177064			205 206 207 208	284 284 285 285
An =: En =: DCC PCC			***************************************	177070 177074 177425 177424			209 210 211 212	285 285 286 288
DMON PMON DMOF PMOF				177426 177427 177430 177431			213 214 215 216	289 290 291 292
tn RWIP BI ZWIP CWIP tn RPGU	1772; 1772; 1772	34	177230 177214	177433			217 218 219 220	293 294 295 296
BI ZPGU CPGU	1772	20		177432			221 222	297 298

Norsk Data ND-05.009.03 EN

		BI	ВУ	Н	W	F	D	Ref.	Page
t	RIOM PCTSB			177166	177434			223 224	299 300
tn	DCTSB DDIRT RDUS PLCCN	177240	177244	177250	177435 177772 177254 177775			225 226 227 228	300 287 301 270
tn	NCPLC WPHS RPHS REXT				177776 177764 177765 177750			229 230 231 232	271 317 316 313
	WEXT WHOLE RHOLE SEND		177235 177236		17775 <sup>4</sup> 266			233 234 235 236	314 304 303 305
W1	RECVE LREGBL SREGBL LCNTXT				267 177766 177767 177770			237 238 239 240	306 310 309 312
***************************************	SCNTXT JUMPS SVERS SCPUNO				177771 271 177773 177774			241 242 243 244	311 319 320 321
Wn	PHYLADR PADD PADDR PSUB				177760 177260 177205 177261			245 246 247 248	322 330 330 331
	PSUBR PMPY PMPYR PCOMP				177206 177264 177221 177263			249 250 251 252	331 332 332 333
	PSHIFT PSHIFTR PPACK PPACKR				177262 177207 177265 177222			253 254 255 256	334 334 335 335
	PUPACK PUPACKR PWCONV WPCONV				177266 177223 177274 177270			257 258 259 260	336 336 337 338
t t t	SSMOV RES1 RES2 RES3		177167	(SSMOV	reserved 236 237 177004	l for fu	ture use)	261 262 263 264	**************************************
t t	RES4 RES5	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			177005 177006			265 266	

Norsk Data ND-05.009.03 EN

		BI	ВҮ	Н	W	F	D	Ref.	Page
t t	RES6 RES7				177007 177036			267 268	
t t t tn	RES8 CLINIT CLREAD RES11		177300	177320	177037 177436 177437 177340	177360	177440	269 270 271 272	
tn	RES12 RES13 RES14 RES15		177304 177310 177314 177460	177324 177330 177334 177470	177344 177350 177354 177500	177364 177370 177374 177510	177444 177450 177454 177520	273 274 275 276	
t t t	RES16 RES17 RES18 RES19		177461 177462 177463 177464	177471 177472 177473 177474	177501 177502 177503 177504	177511 177512 177513 177514	177521 177522 177523 177524	277 278 279 280	
t t t tn	RES20 RES21 RES22		177465 177466 177467	177475 177476 177477	177505 177506 177507 360	177515 177516 177517	177525 177526 177527	281 282 283 284	
tn tn tn					364 370 374			285 286 287	

# APPENDIX H

Instruction code cross reference table

APPENDIK B

listruction code cross reference table

Appendices G and H are connected through a <u>reference number</u> ( column Ref.). The numbers found in the cross reference table of appendix H correspond to the reference number in appendix G. This helps translation from instruction codes, as found when dumping programs, to named instructions.

	0	1	2	3	4	5	6	7
000210 000220 000230 000240 000250 000260 000370 000310 000320 000330 000340 000350	0 1H 1F 3W 4W 4D 9BY 9F 10D 17BY 19F 37F 38D 39F 40W 16F 12W 16F 12W 155W 165W 155W 165W 172W 80W 80W 96W 40D	0 1H 1F 7BY 4W 4D 9BY 9F 11BI 17H 20W 37F 38W 38D 39F 40W 122W 16F 12W 16F 12W 16SW 242W 73W 81W 89W 97W 105W 40D	174W 1H 1F 7W 4W 4D 9BY 9F 11BY 17W 8W 37F 38W 38D 39F 40W 125W 16F 12W 155W 17W 74W 82W 90W 98W 0 40D	166W 1H 1F 7F 4W 4D 9BY 9F 11H 17F 41W 37F 38W 38D 39F 40W 16F 12W 16F 12W 155W 0 110W 83W 91W 99W 0 40D des rese	1BY 1W 1D 4BY 4F 7D 9W 9D 11W 17D 37W 37D 38F 39W 39D 40F 16W * 16D * 114W 23W 164W 75W 119W 76W 84W 92W 112W 21W 0	1BY 1W 1D 4BY 4F 10BY 9W 9D 11F 18W 37W 37D 38F 39W 39D 40F 16W * 16D * 12D * 127W 23W 164W 111W 120W 77W 85W 93W 116W 21W 0	1BY 1W 1D 4BY 4F 10W 9W 9D 11D 19H 37W 37D 38F 39W 40F 16D * 262W 23W 164W 236W 161F * 78W 86W 94W 118W 21W 0	1BY 1W 1D 4BY 4F 1OF 9W 9D 18F 19W 37D 38F 39D 40F 16D 12D * 263W 263W 164W 237W 104W 79W 87W 95W 113W 0
000360	284W	ction code 284W	284W	284 <b>w</b>	285W	285 <b>w</b>	285 <b>W</b>	285W
000370	286W	286 <b>w</b>	286W	286W	287W	287W	287W	287W
Note: 1	.70000	to 175777	are re	served c	odes.			
176000 176010 176020 176030 176040 176050 176060 176100 176110 176120 176130 176140 176150 176160 176170	0 2W 4H 9BI 49W 50H 37H 39H 40H 42BY 43F 45H 46D 48W	0 6W 4H 9BI 49BY 49W 50H 37H 38H 39H 40H 42H 43D 45W 47BY	0 5W 4H 9BI 49BY 49W 50H 37H 38H 39H 40H 161BY 44BY 45F 47H 48D	0 7BI 4H 9BI 49BY 49W 50H 37H 38H 40H 42F 44H 45D 47W 100W	1BI 4BI 7H 9H 49H 50BY 37BY 38BY 40BY 41H 42D 44W 46BY 47F 50W	1BI 4BI 10BI 9H 49H 50BY 37BY 38BY 40BY 161BI 43BY 44F 46H 47D 50W	1BI 4BI 10H 9H 49H 50BY 37BY 38BY 40BY 41F 43H 44D 46W 48BY 50W	1BI 4BI 41BY 9H 49H 50BY 37BY 38BY 40BY 41D 43W 45BY 46F 48H 50W

0	1	2	3	4	5	6	7
176200 51W	51W	51W	51W	103W	17BI	18BI	18BY
176210 18H	18D	19BY	19D	20BY	20H	20F	20D
176220 21BY	21BY	21BY	21BY	21H	21H	21H	21H
176230 22BY	22BY	22BY	22BY	22H	22H	22H	22H
176240 23BY	23BY	23BY	23BY	23H	23H	23Н	23H
176250 24BY	24H	24W	25BY	25H	25W	26BY	26н
176260 26W 176270 27H	161H 27H	161D	162BI	27BY	27BY	27BY	27BY
176300 57F	57F	27H 57F	27H 57F	162BY 57D	8BI	8BY	H8
176310 58BY	58BY	58BY	58BY	58H	57D 58н	57D 58н	57D 58н
176320 58W	58W	58W	58W	60F	60F	60F	60F
176330 60D	60D	60D	60D	8F	8D	104BY	104H
176340 59F	59F	59F	59F	59D	59D	59D	59D
176350 55BY	55BY	55BY	55BY	55H	55H	55H	55H
176360 55F	55F	55F	55F	55D	55D	55D	55D
176370 56BY	56BY	56BY	56BY	56н	56H	56н	56н
176400 56W	56W	56W	56W	56F	56F	56F	56F
176410 56D	56D	56D	56D	164BY	164BY	164BY	164BY
176420 164H	164H	164H	164H	165BY	165BY	165BY	165BY
176430 165H 176440 147BY	165H	165H	165H	104F	104D	105BY	105H
176450 147BY	105F 107H	105D	106BY	106H	106W	106F	106D
176460 108F	107h 108D	107W 109BY	107F 109H	107D 109W	108BY 109F	108H	108W
176470 162D	175W	176W	177W	160F *	160F *	109D 160F *	162H 160F *
176500 173BY	0	0	0	149BI	150BI	151BI	152BI
176510 153BI	148BY	150BY	151BY	152BY	153BY	148H	149H
176520 151Н	152H	153H	148W	149W	150W	152W	153W
176530 148F	149F	150F	151F	153F	148D	149D	150D
176540 151D	152D	206W	162F *	101W	102W	128BI	128BY
176550 128н	128W	128F	128D	163W	163W	163W	163W
176560 193W	194W	129BY	130BY	131BY	132BY	133BI	133BY
176570 133H	133W	133F	133D	134BI	134BI	134BI	134BI
176600 134BY 176610 134W	134BY	134BY	134BY	134H	134H	134н	134H
176620 134D	134W 134D	134W	134W	134F	134F	134F	134F
176630 135BY	135BY	134D 135BY	134D 135BY	135BI	135BI	135BI	135BI
176640 135W	135W	135W	135W	135H 135F	135H 135F	135H 135F	135H
176650 135D	135D	135D	135D	136BY	137BY	140BY	135F 141BI
176660 141BY	142BY	143BY	144BY	145BY	146BY	170W	178W
176670 179W	180W	186W	181W	182W	183W	138BY	139BY
176700 187W	188W	189W	190W	0	191W	192W	159F
176710 159D	204W	185W	205W	21BI	21BI	21BI	21BI
176720 27W	27W	27W	27W	28BY	28BY	28BY	28BY
176730 28H	28н	28н	28н	28W	2:8W	28W	28W
176740 31BY	31BY	31BY	31BY	31H	31H	31H	31H
176750 31W 176760 32H	31W 32H	31W	31W	32BY	32BY	32BY	32BY
176770 32H 176770 22BI	22BI	32H 22BI	32H 22BI	32W 23BI	32W	32W	32W
177000 171W	172W	167W	168W	23BI 264W	23BI 265W	23BI 266W	23BI
177010 12BY	12BY	12BY	12BY	204 <b>w</b> 12H	205W 12H	∠00w 12H	267W 12H
177020 13BI	13BI	13BI	13BI	13BY	13BY	13BY	12n 13BY
177030 13Н	13H	13H	13H	123W	124W	268W	269W
177040 160BI	160BI	160BI	160BI	160BY	160BY	160BY	160BY
177050 160н	160H	160н	160н	160D	160D	160D	160D
177060 207W	207W	207W	207W	208W	208W	208 <b>w</b>	208W

0	1	2	3	4	5	6	7
177070 209W	209W	209W	209W	210W	210W	210W	210W
177100 53W	53W	53W	53W	54W	54W	54W	54W
177110 52W	52W	52W	52W	169W	169W	169W	169W
177120 195W	196W	197W	198W	199W	200W	201W	202W
177130 34F	34F	34F	34F	34D	34D	34D	34D
177140 35F	35F	35F	35F	35D	35D	35D	35D
177150 36F	36F	36F	36F	36D	36D	36D	36D
177160 154F	154D	155F	155D	156F	156D	223Н	261BY
177170 147H	147W	147F	147D	203W	29BY	29H	29W
177200 30BY	30H 220BI	30W 220BI	157 <b>W</b> 220BI	157D	247W	249W	254W 220H
177210 220BI 177220 221BI	251W	220BI 256W	258W	220H 217BI	220H 217BI	220H 217BI	220n 217BI
177230 221B1 177230 217H	217H	250W 217H	250 <b>w</b> 217H	21/BI 218BI	234BY	235BY	184W
177240 227BI	227BI	227BI	227BI	227BY	227BY	227BY	227BY
177250 227H	227H	227H	227H	227W	227W	227W	227W
177260 246W	248W	253W	252W	250W	255W	257W	0
177270 260W	260W	260W	260W	259W	259W	259W	259W
177300 272BY	272BY	272BY	272BY	273BY	273BY	273BY	273BY
177310 274BY	274BY	274BY	274BY	275BY	275BY	275BY	275BY
177320 272Н	272H	272H	272H	273Н	273H	273H	273H
177330 274н	274Н	274H	274H	275H	275H	275H	275H
177340 272W	272W	272W	272W	273W	273W	273W	273W
177350 274W	274W	274W	274W	275W	275W	275W	275W
177360 272F 177370 274F	272F 274F	272F 274F	272F 274F	273F	273F	273F	273F 275F
177400 15BY	2/4F 15BY	2/4F 15BY	274F 15BY	275F 15H	275F 15H	275F 15H	275F 15H
177410 15W	15W	15W	15W	15D *	15D *	15D *	15D *
177420 14W	14W	14W	14W	212W	211W	213W	214W
177430 215W	216W	222W	219W	224W	2.25W	270W	271W
177440 272D	272D	272D	272D	273D	273D	273D	273D
177450 274D	274D	274D	274D	275D	275D	275D	275D
177460 276BY	277BY	278BY	279BY	280BY	281BY	282BY	283BY
177470 276н	277H	278н	279Н	280Н	281H	282H	283Н
177500 276W	277W	278W	279W	280W	281W	282W	283W
177510 276F	277F	278F	279F	280F	281F	282F	283F
177520 276D 177530 61F	277D 61F	278D 61F	279D 61F	280D 62F	281D 62F	282D 62F	283D 62F
177530 61F 177540 63F	63F	63F	63F	64F	64F	64F	64F
177550 65F	65F	65F	65F	66F	66F	66F	66F
177560 67F	67F	67F	67F	68F	68F	68F	68F
177570 69F	69F	69F	69F	70F	70F	70F	70F
177600 71F	71F	71F	71F	61D	61D	61D	61D
177610 62D	62D	62D	62D	63D	63D	63D	63D
177620 64D	64D	64D	64D	65D	65D	65D	65D
177630 66D	66D	66D	66D	67D	67D	67D	67D
177640 68D	68D	68D	68D	69D	69D	69D	69D
177650 70D 177660 0	70D	70D	70D	71D O	71D O	71D O	71D O
177660 0 177670 0	0 0	0 0	0 0	33BY	33BY	33BY	33BY
177700 33H	33H	33H	33H	33W	33M	33M	33M
177710 164F	164F	164F	164F	164D	164D	164D	164D
177720 165F	165F	165F	165F	165D	165D	165D	165D
177730 0	0	0	0	0	0	0	0
177740 0	0	0	0	0	0	0	0
177750 232W	232W	232W	232W	233W	233W	233W	233W

0	1	2	3	4	5	6	7
177760 245W	245W	245W	245W	230W	231W	238W	239W
177770 240W	241W	226W	243W	244W	228W	229W	

# APPENDIX I

Setting of status bits

工工工工业业工艺经验

Harted burning a Tollow Billion

This table indicates the effect of all instructions on the status register. The following codes are used:

- C unconditionally cleared
- S unconditionally set

#### space - unaffected

- \* set or reset depending on operand value
- I set or reset if integer instruction, otherwise cleared
- F set or reset if float instruction, otherwise cleared
- A addressing status; set or reset depending
- on operand addresssing PV protect violation

### Staus bits abbreviations:

Ź	ATF	Address trap fetch	IOS	Illegal operand specifier
I	ATR	Address trap read	IOV	Illegal operand value
İ	ATW	Address trap write	ISE	Instruction sequence error
į	ΑZ	Address zero trap	IVO	Invalid operation
]	В0	BCD overflow	IX	Illegal index
]	BPT	Breakpoint instruction trap	K.	Flag
]	BT	Branch trap	0	Integer overflow
(	C	Carry	PSD	Process switch disabled
(	CT	Call trap	S	Sign
]	DR	Descriptor range	SIT	Single instruction trap
]	DZ	Divide by zero	STO	Stack overflow
1	FO	Floating overflow	STU	Stack underflow
1	FU	Floating underflow	XSE	Index scaling error
	IIC	Illegal instruction code	Z	Zero

Some traps conditions not listed in the table may occur in all instructions. They are not caused by execution of any specific instruction, but may be set at any time if certain hardware or software conditions occur. These trap conditions include:

- programmed trap
- disable process switch timeout
- disable process switch error
- protect violation
- trap handler missing
- page fault
- power fail
- processor fault
- hardware fault

```
P
                      I:
                                 I:S
                                          B:A A A :
                                                          SS:XIII
        S
                      V D:F F B O:I B C P:T T T A:D I T T:S I O S
        D Z C S:K O O Z:U O O V:T T T T:F R W Z:R X O U:E C S E
                         :
                                           :
                                                    :
             I *:
                    I C C:F F C
                                   : A
                                           : A A
                                                   A:A A
             I *:.
                    I C C:F F C
                                  : A
                                           : A A
                                                   A:A A
                                                              : A
           * I *:
                    I C C:F F C
                                  : A
                                           : A A
                                                   A:A A
                                                              : A
                    I C *:F C C
                                  : A
                                           :A A
                                                   A:A A
                                                              : A
           * C
:=
                    C C C:C C C
                                  : A
                                           :A A
                                                   A:A A
                                                              : A
           * C
=:
                    C C C:C C C
                                  : A
                                           : A
                                                 A A:A A
                                                              : A
             C
ABS
                    I C C:C C C
                                  : A
                                           : A
                                                    :
                                                              :
ACOS
             C
                    C * C:C C C
                                  : A
                                           : A A
                                                   A:A A
                                                              : A
ADD2
                    I C C:F F C
                                  : A
                                           :A A A A:A A
                                                              : A
ADD3
                    I C C:F F C
                                           :A A A A:A A
                                   : A
                                                              : A
                    * C C:C C C
ADDC
                                  : A
                                           : A A
                                                   A:A A
                                                              : A
                    C * C:C C C
ALOG
             C
                                  : A
                                           : A A
                                                   A:A A
                                                              : A
                    C * C:C C C
             C
ALOG10
                                           :A A
                                  : A
                                                   A:A A
                                                              : A
                    C * C:C C C
ALOG2
             C
                                  : A
                                           :A A
                                                   A:A A
                                                              : A
AND
             C
                    C C C:C C C
                                   : A
                                           : A A
                                                   A:A A
                                                              : A
AMODB
             C
                    I C *: C C C
                                                              : A
                                   : A
                                           :A A
                                                   A:A A
ASIN
             C
                    C * C:C C C
                                           :A A
                                   : A
                                                   A:A A
                                                              : A
             C
                    C * C:C C C
ATAN
                                   : A
                                           :A A
                                                   A:A A
                                                              : A
ATAN2
             C *:
                    C * C:C C C
                                   : A
                                           :A A
                                                   A:A A
                                                              : A
             C *:
AXI
                    C C C:F F C
                                  : A
                                           : A A
                                                   A:A A
                                                              : A
An :=
             С
                    C C C:C C C
                                            : A A
                                   : A
                                                   A:A A
                                                              : A
               *:
             C
An = :
                    C C C:C C C
                                   : A
                                            : A
                                                A A:A A
                                                              : A
               *:
B :=
             C
                    C C C:C C C
                                   : A
                                            :A A
                                                   A:A A
                                                              : A
           * C *:
B =:
                    C C C:C C C
                                            : A
                                   ; A
                                                 A A:A A
                                                              : A
           * C C:
                    C C C:C C C
BLADDR
                                   : A
                                           : A
                                                   A:A A
                                                              : A
BMOVE
           C C C:
                    C C C:C C C
                                   : A
                                            :A A A A:A A
                                                              : A
                                          *:A
BP
                                   : A
                          :
                                                   :
                    * C C:C C C
BYCONR
             C *:
                                  : A
                                           :A A A A:A A
                                                              : A
             C *:
                    * C C:C C C
BYCONV
                                  : A
                                           :A A A A:A A
                                                              : A
           * C C:
                    C C C:C C C
CAD :=
                                   : A
                                           :A A A A:A A
                                                              :A
             C C:
CAD = :
                    C C C:C C C
                                   :A
                                           : A
                                                 A A:A A
                                                              : A
CALL
                                   : A
                                            :A A
                                                   A:A A
                                                              : A
CALLG
                                   : A
                                            :A A
                                                   A:A A
                                                              : A
           * C C:
                    C C C:C C C
CED = :
                                  : A
                                            : A
                                                 A A:A A
                                                              : A
           * C C:* C C C:C C C *:A
CHAIN
                                            :A A
                                                   A:A A
                                                              : A
CIND
           * C *: * C C:C C C
                                  : A
                                            :A A , A:A A
                                                              : A
CLEBI
           S C C: C C C:C C C *:A
                                            :A A A A:A A
                                                              :A
CLINIT
                                   : A
                                            : A
CLR
           S C C:
                    C C C:C C C
                                   : A
                                            : A
                                                              :
CLREAD
                         :
                                   : A
                                            : A
CLRK
                 :C
                                   : A
                                            : A
                                                              : A
CLTE
                                  *:A
                                            : A A
                                                    A:A A
                                                              : A
             I *:
COMP
                    C C C:F F C
                                   : A
                                            : A A
                                                    A:A A
                                                              : A
             I *:
COMP2
                                            : A A
                    C C C:F F C
                                   : A
                                                    A:A A
                                                              : A
COS
                    C * C:C C C
                                   :A
                                            : A A
                                                    A:A A
CPGII
                                   : A
                                            : A
                                                    :
           * C *:
                    C C C:C C C
CTE1 = :
                                   : A
                                            : A
                                                 A A:A A
                                                              :A
CTE2 = :
                    C C C:C C C
                                   : A
                                            : A
                                                 A A:A A
CWIP
                                   : A
                          :
                                            : A
                                                     :
                                                              •
DCC
                                   : A
                                            : A
                                                     :
DCONV
                    C C C:C C C
                                   : A
                                            :A A A A:A A
DCTSB
                                   : A
                                            : A
                                                 :
                                                              .
DECR
                    I C C:C C C
                                   : A
                                            :A A A A:A A
                                                              : A
```

P S D	Z	С	: : S:K	0									T	T			T	S:X T:S U:E	Ι	0	S
			:			:			:			:			:			:			
DIV2	*	С	*:	Ι	C	*:F	F	С	: A			: A	Α	Α	A:A	Α		: A		*	
DIV3	*	С	*:	Ι	С	*:F	F	С	: A			: A	Α	Α	A:A	A		: A		*	
DIV4	*	С	*:	Ι	С	*:C	С	С	: A						A:A			: A		*	
DMOF			:			:			: A			: A			:			:	*		
DMON			:			:			: A			: A			•			:	*		
ENTB			:			:			: A	S	S	: A	Α		A:A	Α	*	: A		*	Α
ENTD			:			:			: A						:	A		:			A
ENTF			:			:			: A			: A			A:A			: A		*	A
ENTFN			:			:			*:A			: A			A:A			: A		*	A
ENTIER	*	С	*:	Ι	С	C:C	С	С				: A			A:A			: A		*	A
ENTM			:			:			: A		S	: A			A:A		*	: A		*	A
ENTS			:			:			: A			: A						: A		¥	A
ENTSN			:			:			*:A		S	: A			A:A			: A		*	A
ENTT			:			:			: A			: A			A:A			: A		*	A
En :=	₩	С	*:	С	С	C:C	С	С	: A	_	_	: A			A:A			: A		*	••
En =:	*	С	*:			C:C			: A			: A		Α	A:A			: A		*	
FCONR	*		*:			C:C			: A				Α		A:A			: A		*	
FCONV	*		*:			C:C			: A						A:A			: A		*	
FREEB			:			:			: A			: A			A:A			: A		*	
GETB			:			:			: A			: A	Α		A:A		*	: A		*	
GETBF	*	С	*:	С	С	C:C	С	С	*:A			: A						: A		*	
GETBI	*	С	C:			C:C						: A			A:A			: A		*	
GO:B			:			:			: A			: A			A:			:			
GO:H			:			:			: A			: A			A:			:			
GO:W			:			:			: A			: A			A:			•			
HCONR	₩	С	*:	#	С	C:C	С	С	: A	_			Α	Α	A:A	Α		: A		*	
HCONV	*	С	*:	#		C:C			: A						A:A			: A		¥	
HL :=	₩	С	*:			C:C			: A			: A			A:A			: A		*	
HL =:	*	С	*:			C:C			: A			: A			A:A			: A		*	
IF -C GO			:			:			: A	*		: A			A:			:			
IF -K GO			:			:			: A	*		: A			A:			:			
IF -S GO			:			:			: A	*		: A			<b>A</b> :			:			
IF -ST GO			:			:			*:A	*		: A			<b>A</b> :			: A		*	
IF -Z GO			:			:			: A	*		: A			A:			:			
IF <rel></rel>	G0		:			:			: A			: A			<b>A</b> :			:			
IF C GO			:			:			: A	*		: A			A:			:			
IF K GO			:			:			: A			: A			A:			:			
IF K RE	T		:			:			: A			: A			A:			:			
IF S GO			:			:			: A			: A			A:			:			
IF ST GO			:			:			*:A			: A			A:			: A		*	
IF Z GO			:			:			: A			: A			A:			:			
INCR	*	C	*:	I	C	C:C	C	С	: A					Α	A:A	A		: A		*	
INIT			:			:			: A			: A			A:A			: A		*	
INT	*	C	*:	С	C	C:C	C	C	: A			: A	Α					: A		*	
INTR	*	C	*:	C	C	C:C	С	C	: A			: A			A:A			: A		*	
INV	¥	C	*:			C:C						: A			:			:			
INVC	¥		*:	#	C	C:C	C	C	: A			: A			:			:			
IXI	¥	С	*:	*		C:C						: A			A:A	A		: A		¥	
JUMPG			:			:				S		: A			A:A			: A		*	
JUMPS S			:			:			:			:			:			:	#		
L :=	*		*:	C	C	C:C	C	C	: A			: A	Α		A:A	Α		: A		*	
L =:	*		*:			C:C			: A						A:A			: A		*	
LADDR	*	С	*:	C	C	C:C	C	C	: A			: A			A:A			: A		*	

```
P : I:S B:A A A : S S:X I I I S : V D:F F B O:I B C P:T T T A:D I T T:S I O S
......D Z C S:K O O Z:U O O V:T T T T:F R W Z:R X O U:E C S E
                                  :
       * * * * * * * * * * * * * * A A
                                        13
                                        A:A A * *:A * A *
        * C *: C C C:C C C
                          :A :A A A:A A
LL :=
                                                : A
LL =:
                                                : A
LOOP
                                                : A
LOOPD
                                                : A
LOOPI
                                                : A
LREGBL
                                                : A
MOVE
                                                : A
MTE1 :=
                                                : A
       * C *: C C C:C C C :A
* C *: C C C:C C C :A
MTE1 =:
                                                : A
MTE2 :=
                                               : A
MTE2 = :
                                               : A
MUL2
                                               : A
MUL3
                                               : A
MUL4
                                               : A
MULAD
                                                 : A
NCPLC
                                                 : A
NEG
                                                 :
                              : A
NOOP
                   :
                           : A
         * C *: C C C:C C C
                          : A
OR
                                                : A
         * C *: C C C:C C C :A
* C *: C C C:C C C :A
OTE1 :=
                                                 : A
         * C *: C C C:C C C :A
OTE1 = :
                                                 : A
         * C *: C C C:C C C :A
OTE2 :=
                                                 : A
         * C *: C C C:C C C :A
OTE2 =:
                                                : A
         * C *: C C C:C C C :A
P =:
                                                : A
         * C *: C * C:C C * C:A
PADD
                                                 :
         * C *: C * C:C C * C:A
PADDR
PCC
                   : :A
         * C *: C * C:C C * C:A
PCOMP
               :
            :
PCTSB
                                                 :
PHYLADR
                                                 : A
                                                     Α
PLCCN
        : :A *
PMOF
PMON
POLY
                                                 : A
PMPY
                                                 :
PMPYR
PPACK
PPACKR
PS =:
PSHIFT
PSHIFTR
PSUB
PSUBR
                                                •
PSUM
                                                : A
PUPACK
PUPACKR
PUTBF
                                                 : A
PUTBI
                                                 : A
         * C *: * * C:C C * C:A
PWCONV
                                   :A A A A:A
                                                 :
         * C *: C C C:C C C :A
* C *: C C C:C C C :A
R :=
                                  :A A A:A A
                                                 : A
R =:
                                  :A A A:A A
                                                 : A
```

P S	•	C	: :	Ω									T	T			T	S:X T:S U:E	Ι	0	S
	2	Ü	•	U	•	:	U	U	:	r	1	:	11	0.A	<b>2.</b> 11	Λ	Ü	:	Ü	J	ند
RDUS	*	С	₩.	С	C	C:			: A			: A	Δ		A:A	Δ		•		¥	
RECVE		•	. #	Ŭ	~	•			:A			: A			A:A			: A			
REM	*	С	*.	С	С	*:C	C	С	: A			: A			A:A			: A		*	
RET		Ů	:C		•	:	•	Ů	:A	計		: A	1 %		A:	11		*.			
RETB			:C						: A			: A			A:			*.			
RETBK			:S						: A			: A			A:			*.			
RETD			:			:			: A			: A			A:			*.			
RETK			:S			:			: A			: A			A:			*			
RETT			:			:			: A			: A			A:			:			
REXT			.*			:			: A				Α		A:A	Α		: A	*		
RHOLE			.*			:			: A					Α	A:A			:		*	
RIOM			:			:			: A				Α		A:A	Α		:	*	*	
RLADDR	₩	С	C:	C	C	C:C	C	С	: A			: A			A:A	Α		: A		*	
RPGU	*	С	*:	C	C	C:C	C	С	: A			: A	Α		A:A	Α		:	¥		
RPHS	*	C	C:	С	С	C:C	C	C	: A			: A		Α	A:			:	*		
RWIP	*	C	*:	С	С	C:C	С	C	: A			: A	Α		A:A	Α		:	*		
SCHPAR	*	С	*:*	C	C	C:C	С	С	*:A			: A	Α		A:A	Α		:		*	
SCNTXT			:			:			: A			: A	Α		A:			:*	*	Α	
SCOMP	*	0	* . *	C	С	C:C	C	C	: A			: A	Α		A:A			:		*	
SCOPA	×	$\sim$	*:*			C:C			: A			: A	A		A:A			:		*	
SCOPT	Ħ	C	*:*	C	C	C:C	C	C	: A			: A	A		A:A	Α		:		*	
SCOTR	*	0	*:*			C:C			: A			: A	. A		A:A	Α		:		₩	
SCPUNO	×	C	-	C	С	C:C	C	С	: A			: A		Α	A:A	Α		: A		¥	
SEND			:*			:			: A				. A		A:A			: A		*	PV
SET1	C	-	_			C:C			: A			: A			A:A			: A		*	
SETBI	C	C	C:	C	C	C:C	C	С				: A			A:A			: A		*	
SETE			:_			:			*:A				A		A:A	Α		: A		*	
SETK			:S			:			: A			: A			:			:			
SFILL			C:*			C:C	-	-				: A			A:A			:		*	
SFILLN	*	_	C:*			C:C									A:A			: A		*	
SHA	*	U				C:C									A:A			: A		*	
SHL	*	U				C:C									A:A			: A		*	
SHR			*:			C:C									A:A			: A		*	
SIN SLOCA			C:C			C:C							A		A:A			: A		*	
SMATCH			C:C										A		A:A			:		*	
SMOVE			C:*										A		A:A A:A			:		*	
SMOVE	*		C:*												A:A			: • ^		*	
SMVTR			C:*												A:A			: A		*	
SMVTU	*		C:*												A:A			: A : A		*	
SMVUN			C:*												A:A			:A		*	
SMVWH	*		C:*												A:A			:A		*	
	S	Ŭ	:	Ŭ	Ŭ	:	•	v	:			• 1	1		:			:			
SQRT	*	C	*:	С	計	C:*	桥	С	: A			: A	A		A:A	Α		: A		₩	
SREGBL		-	:	-		:		•	: A				A		A:A			: A		A	
SSCAN	*	C	C:C	С	С	C:C	С	С					A		A:A			: A		*	
SSKIP			*:C										A		A:A			: A		*	
SSPAN	*		C:C										A		A:A			: A		*	
SSPAR	C		C:S	C		C:C	C	C	*:A			: A	A		A:A			: A		₩	
ST1 :=	*								*:*		*				* : *					*	
ST1 =:			:			:			: A	ı		: A	i	Α	A:A	A		: A		₩	
STZ	S	S C	C:			C:C			: A			: A			A:A			: A		¥	
SUB2	*	· I	*:	I	C	C:F	F	C	: A	L		: A	A		A:A			:A		*	

```
P
                               I:S
                                       B:A A A :
                                                      SS:XIII
               :
                    V D:F F B O:I B C P:T T T A:D I T T:S I O S
        S
......D Z C S:K O O Z:U O O V:T T T T:F R W Z:R X O U:E C S E
                                :
                  I C C:F F C
SUB3
                               : A
                                        :A A A A:A A
                  * C C:C C C
SUBC
                               : A
                                        :A A A:A A
            C *:
                  C C C:C C C
SVERS
                                                         : A
                               : A
                                        :A A A:A A
            C *:
                  * C C:C C C
SWAP
                               : A
                                        :A A A A:A A
                                                         : A
            C *:
                  C * C:C C C
TAN
                                        :A A A:A A
                               : A
                                                         : A
          * C *:
                  C C C:C C C
TEMM1 = :
                                : A
                                        : A
                                             A A:A A
                                                         : A
          * C *:
TEMM2 = :
                  C C C:C C C
                                        : A
                                : A
                                             A A:A A
                                                         : A
          * I *:
TEST
                  C C C:C C C
                                                         : A
                                : A
                                        :A A
                                               A:A A
            C *:
THA :=
                  C C C:C C C
                                : A
                                        :A A
                                               A:A A
                                                         : A
          * C *:
THA =:
                  C C C:C C C
                                : A
                                        : A
                                             A A:A A
                                                         : A
          * C *:
TOS :=
                  C C C:C C C
                                : A
                                        :A A A:A A
                                                         : A
          * C *:
TOS = :
                  C C C:C C C
                                        :A A A:A A
                                : A
                                                         : A
          * C *:
TOSSP
                  C C C:C C C
                                : A
                                        :A A A:A A
                                                         : A
          * C *:
                                         :A A A A:A A
TSET
                  C C C:C C C
                                : A
                                                         : A
TUTTI
                                        : A
                                : A
                                                :
                  C C *: C C C
                                : A
UDIV
                                         :A A
                                                A:A A
                                                         : A
          * C *:
UMUL
                  * C C:C C C
                                : A
                                         : A A
                                                A:A A
                                                         : A
          * C *: * C C:C C C
WCONR
                                : A
                                         :A A A A:A A
                                                         : A
                   * C C:C C C
WCONV
                                : A
                                        :A A A A:A A
                                                         : A
                                                         :A *
WEXT
                       :
                                : A
                                         : A A A: A A
WHOLE
                        :
                                : A
                                         :A A
                                                A:A
          * C *:
WPCONV
                  C C C:C C *
                                : A
                                        : A
                                                A:A
           * C C: C C C:C C C
WPHS
                                : A
                                         :A A
                                                A:
           * C *:
XOR
                   C C C:C C C
                                : A
                                         :A A A A:A A
                                                          : A
ZPGU
              :
                       :
                                : A
                                         :A A :A A
                                                         : A
ZWIP
                                : A
                                         :A A
                                                 : A A
                :
                        :
                                                          : A
```

## INDEX LIST

- instruction	Index term	Reference
* instruction		
+ instruction	- instruction	166
instruction	* instruction	167
### sinstruction ### space	+ instruction	165
### 128  A to the I'th power	/ instruction	168
A to the I'th power abbreviations and symbols ABS instruction absolute addressing absolute jump, unconditional absolute post-indexed addressing absolute program addressing 104 absolute program addressing 113, 206, 216 absolute value 139 access code 119, 349 access protection 9, 41 ACOS instruction 194 add 165 add three operands 173 add two operands 169 add with carry 181 ADD2 instruction 169 ADD3 instruction 169 ADD3 instruction 119 address access 119 address code table 181 address code table 184, 341, 345 address codes, short 187 address domain 30 address in memory 30 address load 30 address register 31 address translation 30 address trap fetch (ATF) 31 address trap read (ATR) 32 38 38 38 38 38 38 38 38 38 38 38 38 38	:= instruction	125
abbreviations and symbols 349 ABS instruction 139 absolute addressing 102 absolute jump, unconditional 206 absolute post-indexed addressing 104 absolute program addressing 113, 206, 216 absolute value 139 access code 119, 349 access protection 9, 41 ACOS instruction 194 add 165 add three operands 165 add two operands 169 add with carry 181 ADD2 instruction 169 ADD3 instruction 169 ADD6 instruction 181 address access 119 address code table 84, 341, 345 address codes, short 75 address codes, short 75 address load 259 address load 259 address register 87 address register 87 address trap fetch (ATF) 60 address trap fetch (ATF) 60 address in memory 37 address zero access (AZ) 60 addressing modes 37 addressing struction 37 addressing modes 37 addressing traps 60 addressing struction 37 addressing struction 37 addressing traps 60 addressing traps 60 addressing struction 37 addressing traps 60 addressing struction 37 addressing structio	=: instruction	128
address trap write (ATW)       60         address vector       37         address zero access (AZ)       60         addressing modes       87         addressing traps       60         addressing, alternative       109         allocation strategy       218, 268         ALOG instruction       199	A to the I'th power abbreviations and symbols ABS instruction absolute addressing absolute jump, unconditional absolute post-indexed addressing absolute program addressing absolute value access code access protection ACOS instruction add add three operands add two operands add with carry ADD2 instruction ADD3 instruction ADDC instruction address access address code table address codes, short address domain address in memory address load address mode survey address register address translation address trap fetch (ATF)	187 349 139 102 206 104 113, 206, 216 139 119, 349 9, 41 194 165 173 169 181 119 84, 341, 345 87 75 30 75 259 87 8 40 60
AT ()(34.6)	address trap write (ATW) address vector address zero access (AZ) addressing modes addressing traps addressing, alternative allocation strategy ALOG instruction	60 37 60 87 60 109 218, 268 199

ALOG2 instruction	Index term	Reference
alphabetical instruction table         375           ALT prefix         33           alternative addressing         32, 109, 345           alternative domain         36, 109           alternative prefix         109           AMODB instruction         160           An registers (floating-point accumulators)         13, 77, 285           AND instruction         145           arc cosine         194           arc sine         192           arc tangent         196           arc tangent two argument         197           arthmetical instructions         165           arithmetical shift         149           array addressing         75, 86, 110           array arguments         96           ASCII coded decimal numbers         326           ASIN instruction         192           ATANA instruction         196           ATANA instruction         196           ATANA instruction         197           ATF status bit         60           ATW status bit         60           ATW status bit         60           AUX LOS stack location         221           AUX stack location         221           AZ status bit <td>ALOG2 instruction</td> <td>. 200</td>	ALOG2 instruction	. 200
ALT prefix alternative addressing alternative domain alternative prefix alternative alternative accumulators arc cosine arc tangent arc tangent arc tangent arc tangent arc tangent two argument arc tangent arc tangent arc tangent arguments arc tangent arguments arc tangent arguments arc tangent arguments arg		
alternative domain         36, 109           alternative prefix         109           AMODB instruction         160           An registers (floating-point accumulators)         13, 77, 285           AND instruction         194           arc cosine         194           arc cosine         192           arc tangent         196           arc tangent two argument         197           arithmetical instructions         165           arithmetical shift         149           array addressing         75, 86, 110           array arguments         96           ASCII coded decimal numbers         326           ASIN instruction         192           ATAN instruction         196           ATANZ instruction         197           ATF status bit         60           AUX status bit         60           AUX status bit         60           AUX stack location         221           AUX/LOG stack location         20, 23           AXI instruction         126           B := instruction         126           B register         13, 20, 87, 224           B register load         126           B register load address	ALT prefix	. 33
alternative domain         36, 109           alternative prefix         109           AMODB instruction         160           An registers (floating-point accumulators)         13, 77, 285           AND instruction         194           arc cosine         194           arc cosine         192           arc tangent         196           arc tangent two argument         197           arithmetical instructions         165           arithmetical shift         149           array addressing         75, 86, 110           array arguments         96           ASCII coded decimal numbers         326           ASIN instruction         192           ATAN instruction         196           ATANZ instruction         197           ATF status bit         60           AUX status bit         60           AUX status bit         60           AUX stack location         221           AUX/LOG stack location         20, 23           AXI instruction         126           B := instruction         126           B register         13, 20, 87, 224           B register load         126           B register load address	alternative addressing	. 32, 109, 345
AMODB instruction       160         An registers (floating-point accumulators)       13, 77, 285         AND instruction       145         arc cosine       194         arc sine       192         arc tangent       196         arc tangent two argument       197         arithmetical instructions       165         arithmetical shift       149         array addressing       75, 86, 110         array arguments       96         ASCII coded decimal numbers       326         ASIN instruction       192         ATAN instruction       196         ATAN instruction       196         ATAN2 instruction       197         ATF status bit       60         ATR status bit       60         AUX stack location       221         AUX/LOG stack location       221         AUX/LOG stack location       126         AZ status bit       60         B := instruction       126         B =: instruction       126         B =: pinstruction       129         B register load       126         B register load address       261         BCD (packed) operands       328 <t< td=""><td></td><td></td></t<>		
An registers (floating-point accumulators) AND instruction AND instruction AND instruction AND instruction AND instruction AND instruction Are cosine Are cosine Are cosine Are cosine Are tangent Are tangent Are tangent two argument ASCII coded decimal numbers ASIN instruction ATAN2 instruction ATAN2 instruction ATAY status bit ACO ATW stack location AXI instruction AXI instruction AXI instruction AXI instruction AXI instruction AXI instruction AXI argument AXI instruction AXI argument AXI instruction AXI argument AXI instruction AXI argument AXI argument AXI instruction	alternative prefix	. 109
AND instruction 145 arc cosine 194 arc sine 192 arc tangent 196 arc tangent wo argument 196 arc tangent two argument 197 arithmetical instructions 165 arithmetical shift 149 array addressing 75, 86, 110 array arguments 96 ASCII coded decimal numbers 326 ASIN instruction 192 ATAN instruction 197 ATAN2 instruction 197 ATR status bit 60 ATW status bit 60 ATW status bit 60 ATW status bit 60 AUX stack location 221 AUX/LOG stack location 187 AZ status bit 60 B := instruction 126 B := instruction 126 B register load address 126 B register load address 226 BCD (packed) operands 328 BCD instructions 325 BCD overflow (BO) 57, 329 bias in float exponent 325 BCD overflow (BO) 57, 329 bias in float exponent 73 binary coded decimal instructions 325 binary logarithm 200 bit data type 71 bit field 71, 155, 156 bit map of MMS 40 bit number within word 75 bit, hidden 73 bit, implicit 73 BLADDR instruction 225 BMOVE instruction 225		
arc cosine         194           arc sine         192           arc tangent         196           arc tangent two argument         197           arithmetical instructions         165           arithmetical shift         149           array addressing         75, 86, 110           array arguments         96           ASCII coded decimal numbers         326           ASCII coded decimal numbers         321           ATAN2 status bit         60           ATT status bit         60           ATT status bit         60           AZI status bit         60           B := instruction		
arc sine         192           arc tangent         196           arc tangent two argument         197           arithmetical instructions         165           arithmetical shift         149           array addressing         75, 86, 110           array arguments         96           ASCII coded decimal numbers         326           ASIN instruction         192           ATAN instruction         196           ATAN instruction         197           ATF status bit         60           ATR status bit         60           AUX stack location         221           AUX/LOG stack location         221           AUX/LOG stack location         20, 23           AXI instruction         187           AZ status bit         60           B := instruction         126           B = ristruction         126           B =: instruction         126           B = register load         126           B register load dodress         261           BCD (packed) format         325           BCD (packed) operands         328           BCD (packed) format         325           BCD overflow         329		
arc tangent     196       arc tangent two argument     197       arithmetical instructions     165       arithmetical shift     149       array addressing     75, 86, 110       array arguments     96       ASCII coded decimal numbers     326       ASIN instruction     192       ATAN instruction     196       ATAN instruction     197       ATF status bit     60       ATR status bit     60       ATR status bit     60       AUX/LOG stack location     221       AUX/LOG stack location     20, 23       AXI instruction     187       AZ status bit     60       B := instruction     126       B := instruction     126       B := instruction     126       B register     13, 20, 87, 224       B register load address     261       BCD (packed) format     325       BCD (packed) operands     325       BCD overflow     329       BCD overflow (B0)     57, 329       bias in float exponent     73       bit adat type     71       bit field     71, 155, 156       bit map of MMS     40       bit number within word     75       bit, hidden     73		
arc tangent two argument arithmetical instructions 165 arithmetical shift 1149 array addressing 75, 86, 110 array arguments 96 ASCII coded decimal numbers 326 ASIN instruction 192 ATAN instruction 196 ATAN2 instruction 197 ATF status bit 60 ATW status bit 60 ATW status bit 60 AUX stack location 221 AUX/LOG stack location 8 := instruction 126 B := instruction 127 B register load B register load B register load didress BCD (packed) format 225 BCD (packed) operands BCD (packed) operands BCD overflow BCD overfl		
arithmetical instructions arithmetical shift arithmetical shift array addressing 375, 86, 110 array arguments 36 ASCII coded decimal numbers 326 ASIN instruction 192 ATAN instruction 196 ATAN2 instruction 197 ATF status bit 60 ATW status bit 60 AUX stack location 221 AUX/LOG stack location AZ status bit 60 B := instruction 126 B := instruction 127 B register 13, 20, 87, 224 B register load BCD (packed) operands BCD instructions 325 BCD overflow BCD overflow (BO) bias in float exponent binary coded decimal instructions 325 binary logarithm bit field bit hidden bit, hidden bit, hidden bit, implicit BMOVE instruction 265 BMOVE instruction 266 BMOVE instruction 265 BMOVE instruction 266 BMOVE instruction 267 BMOVE instruction 26		
arithmetical shift array addressing array arguments .  ASCII coded decimal numbers .  ASCII coded decimal numbers .  326 ASIN instruction .  ATAN instruction .  ATAN instruction .  ATF status bit .  ATR status bit .  AUX stack location .  AXI instruction .  AXI instruction .  B:= instruction .  B:		
array addressing 75, 86, 110 array arguments 96 ASCII coded decimal numbers 326 ASIN instruction 192 ATAN instruction 196 ATAN2 instruction 197 ATF status bit 60 ATR status bit 60 AUX stack location 221 AUX/LOG stack location 20, 23 AXI instruction 187 AZ status bit 60  B := instruction 126 B =: instruction 129 B register 10ad 126 B register load 325 BCD (packed) operands 325 BCD instructions 325 BCD overflow 800 BCD overflow (BO) 57, 329 Binary coded decimal instructions 325 BCD overflow (BO) 57, 329 Binary coded decimal instructions 325 Binary logarithm 200 Bit data type 71 Bit field 71, 155, 156 Bit number within word 75 Bit number within word 75 Bit number within word 57 BCD Oke over and fill 255 BMOVE instruction 255		
array arguments       96         ASCII coded decimal numbers       326         ASIN instruction       192         ATAN instruction       196         ATAN2 instruction       197         ATF status bit       60         ATR status bit       60         ATW status bit       60         AUX stack location       221         AUX bis stack location       20, 23         AXI instruction       187         AZ status bit       60         B := instruction       126         B := instruction       129         B register load       126         B register load       126         B register load address       261         BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (BO)       57, 329         bias in float exponent       73         binary logarithm       200         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, implicit       73         BMOVE instruction		
ASCII coded decimal numbers 326 ASIN instruction 192 ATAN instruction 196 ATAN2 instruction 197 ATF status bit 60 ATR status bit 60 ATW status bit 60 AUX stack location 221 AUX/LOG stack location 20, 23 AXI instruction 187 AZ status bit 60  B := instruction 126 B =: instruction 126 B =: instruction 126 B register 13, 20, 87, 224 B register load address 261 BCD (packed) format 25 BCD packed) operands 328 BCD instructions 325 BCD overflow 8329 BCD overflow (BO) 57, 329 bias in float exponent 73 binary coded decimal instructions 325 binary logarithm 200 bit data type 71 bit field 71, 155, 156 bit number within word 75 bit, hidden 73 bit, implicit 73 BLADDR instruction 255 BMOVE instruction 255		
ASIN instruction		
ATAN instruction		
ATAN2 instruction		
ATF status bit		
ATR status bit		
ATW status bit		
AUX stack location       221         AUX/LOG stack location       20, 23         AXI instruction       187         AZ status bit       60         B := instruction       126         B =: instruction       129         B register       13, 20, 87, 224         B register load       126         B register load address       261         BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (B0)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
AUX/LOG stack location       20, 23         AXI instruction       187         AZ status bit       60         B := instruction       126         B =: instruction       129         B register       13, 20, 87, 224         B register load       126         B register load address       261         BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (BO)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
AXI instruction		
AZ status bit       60         B := instruction       126         B =: instruction       129         B register       13, 20, 87, 224         B register load       126         B register load address       261         BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (BO)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit number within word       75         bit, inden       73         bLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
B =: instruction       129         B register       13, 20, 87, 224         B register load       126         B register load address       261         BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (B0)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57	AZ status bit	. 60
B =: instruction       129         B register       13, 20, 87, 224         B register load       126         B register load address       261         BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       329         BCD overflow       329         BCD overflow (B0)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57	B := instruction	. 126
B register load       126         B register load address       261         BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (B0)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57	B =: instruction	. 129
B register load address       261         BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (B0)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57	B register	. 13, 20, 87, 224
BCD (packed) format       325         BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (BO)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
BCD (packed) operands       328         BCD instructions       325         BCD overflow       329         BCD overflow (B0)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
BCD instructions       325         BCD overflow       329         BCD overflow (B0)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
BCD overflow       329         BCD overflow (BO)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57	· · ·	9
BCD overflow (B0)       57, 329         bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		= -
bias in float exponent       73         binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
binary coded decimal instructions       325         binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
binary logarithm       200         bit data type       71         bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
bit data type       .71         bit field       .71, 155, 156         bit map of MMS       .40         bit number within word       .75         bit, hidden       .73         bit, implicit       .73         BLADDR instruction       .261         block move and fill       .255         BMOVE instruction       .255         BO status bit       .57		
bit field       71, 155, 156         bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         BO status bit       57		
bit map of MMS       40         bit number within word       75         bit, hidden       73         bit, implicit       73         BLADDR instruction       261         block move and fill       255         BMOVE instruction       255         B0 status bit       57		
bit number within word   .		
bit, hidden	<del>-</del>	
bit, implicit		
BLADDR instruction		
block move and fill		
BMOVE instruction		
BO status bit		

Index term	Reference
BPT status bit branch trap (BT) break point instruction breakpoint instruction trap (BPT) BT status bit buddy allocation buffering of operand addresses bypassing cache load byte address byte data type byte number within word	59 280 59 59 22, 225, 268 44 301 75
C status bit cache (data) clear cache (program) clear cache memory system cache size cache, bypassing cache, dump dirty CAD := instruction CAD register calculate index CALL instruction call subroutine absolute call subroutine general call supervisor call trap (CT) call, monitor CALLG instruction calling domain capability tables carry (C) CED register CHAIN instruction	286 288 47 47 301 287 318 13, 36, 284 264 216 216 215 319 59 36 215 36 32 57 13, 284
character translation check parity in string child domain child trap enable register (CTE) CIND instruction clear bit clear bit in trap enable register clear data cache clear flag clear page used bit clear page used table clear program cache clear register clear translation speedup buffer clear written in page bit clear written in page table CLEBI instruction CLINIT instruction CLINIT instruction	231 252 31, 52 13, 52, 284 264 153 282 286 267 297 298 288 140 300 294 295 153 272

Index term	Reference
CLREAD instruction CLRK instruction CLTE instruction COMP instruction COMP instruction COMP2 instruction COMP2 instruction COMP2 instruction COMP3 instruction COMP4 instruction COMP6 instruction COMP6 instruction COMP7 instruction COMP7 instruction COMP7 instruction COMP8 instruction COMP8 instruction COMP9 instruction COMP9 instruction COMP9 instruction COMP9 instruction COMP9 instruction COMP1 instruction COMP1 instruction COMP1 instructions CO	. 273 . 267 . 282 . 201 . 8 . 133 . 134 . 245 . 243 . 134 . 244 . 242 . 72 . 22 . 207 . 5 . 106 . 119 . 106 . 119 . 307, 312 . 307, 311 . 205 . 258
convert ASCII to packed  convert binary word to packed  convert ND-500 descriptor to PLANC descriptor  convert packed to ASCII  convert packed to binary word  convert PLANC descriptor to ND-500 descriptor  COS instruction  cosine  CPGU instruction  CPU  CPU number store  cross reference table for instruction codes  CT status bit  CTE register  current alternative domain register (CAD)  current executing domain register (CED)  current return address  CWIP instruction	<ul> <li>335</li> <li>338</li> <li>271</li> <li>336</li> <li>337</li> <li>270</li> <li>193</li> <li>193</li> <li>298</li> <li>5</li> <li>321</li> <li>395</li> <li>59</li> <li>13, 52, 284</li> <li>13, 32, 109, 284</li> <li>13, 32, 284</li> <li>20</li> </ul>
data addressing register  data cache clear  data cache dump dirty  data capabiltiy  data domain  data field, local  data memory management off  data memory management on  data part, operand specifier	. 286 . 287 . 33 . 9 . 20, 87 . 291 . 289

Index term	Reference
data segment capability	32
data status bits	57. 329
data type conversion	256
data type conversion binary	106
data type conversion with rounding	
data type strings	
data type, bit	71
data type, byte	
data type, floating point	72
data type, halfword	72
data type, integer	72
data type, word	72
data types in memory	75 75
data types in registers	77
DCC command	286
DDIRT instruction	287
DE status bit	64
decimal operand addressing	328
DECR instruction	144
decrement	144
DESC prefix	75. 86. 110
descriptor	75, 85
descriptor addressing	110
descriptor format for ASCII and BCD	327
descriptor implicit, packed decimal (BCD)	328
descriptor implicit, strings	231
descriptor prefix	110
descriptor range (DR)	60. 328
descriptor, ND-500	270 271
descriptor, PLANC	270. 271
descritpor range (DR)	232
destination string	231
devide	168
diagnosis of system	8
direct operands	113
direct segment	33
disable process switch	277
disable process switch error (DE)	64
disable process switch timeout (DT)	64
displacement addressing	86, 113
displacement optimal size	86
displacement part, short	75
DIV2 instruction	172
DIV3 instruction	176
DIV4 instruction	178
divide by zero (DZ)	57
divide three operands	176
divide two operands	172
divide with remainder to register	178
divide, unsigned	180
DMA	6, 8
DMOFF instruction	291
DMON instruction	289

Index term	Reference
Dn register	16. 77. 285
domain	
domain call	-
domain communication	9
domain information table	27. 34
domain return	
domain tree	
domain, address	
domain, alternative	<del>-</del>
domain, child	31, 52
domain, mother	9, 31, 52
double-precision float	73
DR (descriptor range)	232, 328
DT status bit	64
<pre>dump dirty (DDIRT instruction)</pre>	287
dynamic allocation	
	268
dynamic structures	22
DZ status bit	57
embedded sign representation	
empty operands	
En registers (extension registers)	
enable process switch	
ENDH heap variable	
ENTB instruction	_
ENTD instruction	
enter maximum number of arguments stack subroutine .	
enter maximum number of arguments subroutine	
enter module	
enter stack subroutine	
enter subroutine	
enter subroutine directly	
enter trap handler	10 222
ENTFN instruction	
ENTIER instruction	
ENTM instruction	
entry points, subroutine	
ENTS instruction	
ENTSN instruction	
ENTT instruction	
example of instruction	•
exclusive OR	
EXP instruction	
exponent of float numbers	
exponential	
extension of instructions 1987	353
extension registers	77
extension registers (En)	13, 77, 285
fatal trap conditions	

fill m elements, string	Index term	Reference
Flag (K) in descriptor addressing   110	fill, string	240 64, 266, 267
floating underflow (FU)	flag (K) in string instructions	110 231 263, 264 57
floating-point rounding	floating underflow (FU)	57 13 73
FO status bit	floating-point rounding	74 73 16
FREEB instruction	FO status bit	57 325 117 269
general registers	FREEB instruction	269 22, 218, 268
get physical address       322         GETB instruction       268         GETBF instruction       155         GETBI instruction       151         GO instruction       205         halfword data type       72         heap       225         heap allocation       22         heap management       22, 268         heap variables       22, 268         hidden bit       73         high limit register (HL)       13, 61, 284         It to the J'th power       188         I/O processor       5, 8         IF (cond) GO instruction       207         IF K RET instruction       226         ignorable trap conditions       60	general registers	13 151 155
heap	get physical address	. 322 . 268 . 155 . 151
heap management       22, 268         heap variables       22, 268         hidden bit       73         high limit register (HL)       13, 61, 284         hit rate       47         HL register       13, 61, 284         I to the J'th power       188         I/O processor       5, 8         IF (cond) GO instruction       207         IF K RET instruction       226         ignorable trap conditions       60	heap	. 225
hit rate	heap management	. 22, 268 . 22, 268 . 73
I/O processor       5,8         IF <cond> GO instruction       207         IF K RET instruction       226         ignorable trap conditions       60</cond>	hit rate	. 47
LIG STATUS DIE	I/O processor	5, 8 207 226 60

Index term	Reference
illegal index (IX)	60
illegal instruction code (IIC)	60
illegal operand specifier (IOS)	60
illegal operand value (IOV)	
implementation, physical	
implicit bit	
implicit descriptor string	231
implicit descriptor, packed decimal	328
In register	13, 77
INCR instruction	143
increment	
index page table entry	
index register (In)	77, 86
index registers (In)	13
index scaling error (XSE)	
index, logical	86
<pre>index, physical</pre>	86, 87
indirect segment	
INIT instruction	
initial values	
initialize local clock	
initialize stack	
instruction and operand reference status bits	
instruction code	117
instruction code cross reference table	
instruction code table	
instruction example	
instruction extension 1987	
instruction formats	
instruction operands	
instruction reference (IR)	
instruction sequence error (ISE)	
instruction table, alphabetical	
INT instruction	
integer accumulators (In)	13, 77
integer data type	72
integer float register communication	285
integer modulo	160
integer part	158
integer part with rounding	159
interprocess communication	. 8
INTR instruction	159
INV instruction	137
invalid operation (IVO)	57
INVC instruction	138
invert	137
invert with carry add	138
IOS status bit	. 60
IOV status bit	. 60
IR status bit	. 64
ISE status bit	60
ivalid operation	329
IVO status bit	57

Index term	Reference
IX status bit	60 188
job scheduling	207 206 205 206
K flag	
K flag in descriptor addressing	263, 264
L register (link)	13, 284 259
LCNTXT instruction	307, 312 263
link register (L)	13, 61, 284 125
load address	261 260
load address of multilevel chain	126
load CAD	318 307, 312
load record register	127 307. 310
load special register	90 272
local clock read	20, 221 94
local indirect post-indexed addressing local post-indexed addressing	92 13
locked swap access	22, 225, 268 30
logical addressing	125 44
logical shift	213
loop with decrment	211

Index term Refere	<u>nce</u>
loop with increment	, 284 10
mailbox       8         management of stack       20         mantissa       73         MAXL heap variable       22         memory       6         memory management system       27         memory size       40, 29         memory, physical       42         metalanguage symbols       349         MIC registers       14         microprogram version store       320         MMS (memory management system)       27         MMS bit map       40	93
modulo (DIV4 instruction)       178         modulo, integer       160         monitor call       36         mother domain       31, 52         mother trap enable register (MTE)       13, 52         mother trap enable register (MTE)       284         MOVE instruction       131         move m elements, string       239         move translated until, string       238	<u>2</u> 2
move translated, string       237         move until, string       236         move while, string       235         move, string       234         MTE register       13, 52         MUL2 instruction       171         MUL3 instruction       175         MUL4 instruction       177         MULAD instruction       183         multioperand instructions       75	2, 284
multiplymultiply and addmultiply three operandsmultiply two operandsmultiply with overflow to registermultiply with overflow to register, unsignedN stack location	21
natural logarithm       199         NCPLC instruction       271         ND-500 descriptor       270, 2         NEG instruction       136         negate       136         negative zero       329         new instructions 1987       353	



Index term Reference
nibble <t< td=""></t<>
O status bit
operand specifier format
operating systems support instructions
P register
packed multiply       332         packed shift       334         packed subtract       331         PADD instruction       330         page fault (PGF)       60         page number, physical       41         page used table       296         paging       28, 40         parameter access       32, 109         parity string       251, 252         part done (PD)       64         PCC command       288         PCOMP instruction       333         PCTSB instruction       300

Index term		Reference
PD status bit		64
PGF status bit		
PHYLADR instruction		322
physical implementation		40
physical memory		
physical page number		
physical segment table		27, 40
physical segment table pointer		40
physical segment table pointer (PSTP)		
PIA status bit		
pipelining		
PLANC descriptor		
PLCCN instruction		
PMOF instruction		•
PMON instruction		-
PMPY instruction		
pointer, stack		
POLY instruction		
polynomial		
pool of free space		
positive zero		
post-indexing		
power function float base		
power function integer base		
PPACK instruction		
prefix		
prefix combinations		
prefix, alternative		
prefix, descriptor		
prefix, operand specifier		85
pre-indexed addressing ,		
PREVB stack location		
previous stack pointer		
private memory		7
privileged instructions allowed (PIA)		
process		
process description		, 27, 31 , 44
process number		
process segment		
process segment register (PS)		
process switch disable		
process switch disabled (PSD)		
process switch enable ,		
program addressing registers		
program cache clear		
program capability ,		
program counter (P)		
program domain		
program memory management off		
program memory management on		
program segment capability	•	• 33

Index term	Reference
programmed trap (PRT) protect violation (PV) PRT status bit PS register PSD status bit PSHIFT instruction PST (physical segment table) PSTP register PSUB instruction PSUM instruction PUPACK instruction put bit put bit field PUTBF instruction PUTBI instruction PV status bit PWCONV instruction PWF status bit	60 64 13, 27, 32, 284 64 334 27 13, 40 331 184 336 152 156 156 156 152 60 337
R := instruction R =: instruction R register RDUS instruction read from device external to CPU read from NUCLEUS hole read from physical segment read I/O processor memory read local clock read page used table read written in page table receive from port record addressing record base register (R) record register record register load recursive routines RECVE instruction reentrant routines register addressing register block register block load register block save register operands registers, double precision registers, double precision registers, floating point registers, integer registers, special relative jump, unconditional REM instruction remainder RET instruction	130 13 301 313 303 316 299 273 296 293 306 98 13 98 127 20 306 20, 218 108 13, 307 307, 310 307, 310 307, 309 15 81, 108, 117 13, 77 14, 78

Index term Reference
RETA stack location       20, 221         RETB instruction       226         RETBK instruction       226         RETD instruction       226         RETK instruction       226         RETT instruction       226         return address       20         return from subroutine       226         REXT instruction       313         RHOLE instruction       303         RIOM instruction       299         RLADDR instruction       260         Rn register       77         rotational shift       150         rounding       328         rounding, floating point       74, 159, 258         routine calls       215, 216         RPGU instruction       296         RPHS instruction       316         RWIP instruction       293
S status bit       57         save context block       307, 311         save register block       307, 309         scaling factor       86, 110         SCHPAR instruction       252         SCNTXT instruction       307, 311         SCOMP instruction       242         SCOPA instruction       244         SCOPT instruction       245         SCOTR instruction       321         SCPUNO instruction       321         scratch registers       14         segment       9         segment capability       32         segment, direct       33         segment, indirect       32, 33         SEND instruction       305         set bit       154         set bit in trap enable register       281         set flag       266         set parity in string       251         set to one       142         SETI instruction       154         SETE instruction       281         SETK instruction       266         setting of status bits       403         SFILL instruction       240         SFILL instruction       241         SHA instruction       1

Index term		Reference
shared segment		9, 19, 27, 32 149
shift logical	• •	148
shift rotational	• •	150
SHL instruction	• •	1/18
short address codes		
short displacement part	• •	75, 86
SHR instruction	• •	150
sign (S)	• •	57
sign extension	• •	77
sign, embedded	• •	326
signalling status bits	• •	64
signed integer	• •	72
SIMULA		160
SIMULA entier function		
SIN instruction		191
sine		191
single instruction trap (SIT)		59
single precision floating point		73
single-precision floating point registers (Fn) .		
SIT status bit		
size of memory		40
SLOCA instruction		
SMATCH instruction		250
SMOVE instruction		234
SMOVN instruction		239
SMVTR instruction		237
SMVTU instruction		238
SMVUN instruction		236
SMVWH instruction		
SOLO instruction		277
source instruction		231
SP stack location		
space, free pool of		
special instructions		. 277
special load of TOS		. 315
special purpose registers		. 13
special register load		
special register store		
SQRT instruction		. 190
square root		. 190
SREGBL instruction		307, 309
SSCAN instruction		
SSKIP instruction		
SSPAN instruction		. 249
SSPAR instruction		. 251
ST register		
stack allocation		
stack displacement		
stack initialization		
stack management		
stack overflow (STO)	•	, DU 245 226
Bodow Potiticet	• •	. 20, 217, 226

Index term	Reference
stack underflow (STU)	60
STAH heap variable	
static allocation	
static link	
status bits	
status bits setting	
status bits survey	
status bits, data	
status bits, operand and instruction reference	
status bits, system error	. 66
status bits, tracing	. 59
status register (ST)	
	284
STO status bit	
store	. 128
store CPU number	. 321
store local base register	. 129
store microprogram version	
store record register	. 130
store special register	
store zero	. 141
string compare	. 242
string compare translated	. 243
string compare translated with pad	. 245
string compare with pad	. 244
string fill	. 240
string fill m elements	. 241
string instructions	. 231
string locate element	. 247
string match	. 250
string move	. 234
string move m elements	. 239
string move translated	. 237
string move translated until	. 238
string move until	. 236
string move while	. 235
string scan	. 248
string skip elements	
string span	. 249
STU status bit	
STZ instruction	
SUB2 instruction	
SUB3 instruction	
SUBC instruction	
subroutine arguments	
subroutine entry points	. 218
subroutine return	
subroutine, enter directly	. 220
subroutine, stack	. 221
subtract	
subtract three operands	. 174
subtract two operands	. 170
subtract with carry	. 182

Index term	Reference
sum of products	87 66 320 119 132 27, 293 349 64 5
TAN instruction	195 13, 284 231 135 279
THM status bit	60
top of stack register register (TOS)	284
TOS register TOSSP := instruction tracing status bits translation of address translation of characters translation speedup buffer (TSB) translation speedup buffer clear translation table trap conditions trap conditions, fatal trap conditions, ignorable trap conditions, non-ignorable	13, 20, 284 315 59 40 231 44 300 231 51 63
trap enable modification mask (TEMM) trap handler address register (THA) trap handler data field trap handler missing (THM) trap handler register register (THA) trap handler routines trap handling trap information trap priority trap propagation tree, domain TSET instruction TUTTI instruction two's complement type conflicts	13, 53, 284 13 555 60 284 51 218 555 53 31 279 278
UDIV instruction	180

Index term Refer	ence
UMUL instruction	
WEXT instruction       314         WHOLE instruction       304         word data type       72         WPCONV instruction       338         WPHS instruction       317         write permitted       32         write to device external to CPU       314         write to NUCLEUS hole       304         write to physical segment       317         written in page table       293	
XOR instruction	
Z status bit	





## SEND US YOUR COMMENTS!

Are you frustrated because of unclear information in our manuals? Do you have trouble finding things?

Please let us know if you:

- find errors cannot understand information
- cannot find information
   find needless information.

Do you think we could improve our manuals by rearranging the contents? You could also tell us if you like the manual.

Send to:

Norsk Data A.S Documentation Department P.O. Box 25 BOGERUD N - 0621 OSLO 6 - Norway

## NOTE!

This form is primarily for documentation errors. Software and system errors should be reported on Customer System Reports.

Manual Name:	Manual number:
Which version of the product are you using?	
What problems do you have? (use extra pages if needed)	
Do you have suggestions for improving this manual?	
	northern season and an escap
Your name:	Date:
Company:	Position:
Address:	
What are you using this manual for?	

Answer from Norsk Data				
		tonig ya ya kati ya ta afiriki Masia wa katika wa tana katika katika wa wa ta afirika wa katika wa katika wa w		Territorial district
Marketine PAA Product of the Control of the Language of the Control of the Contro				
	100em#31 13 b			
				-
				-
		territorio de la companya de la comp		
Answered by			Date	Shipping Spinish
			A Marianta Profesional and Coles	
			the state of the same of the s	
			the defendance has department of the department	
Norsk Data A.S				

Norsk Data A.S

Documentation Department
P.O. Box 25, Bogerud
Oslo 6, Norway

