

NORSK DATA A.S

NORD-500 Reference Manual

NOTICE

The information in this document is subject to change without notice. Norsk Data A.S assumes no responsibility for any errors that may appear in this document. Norsk Data A.S assumes no responsibility for the use or reliability of its software on equipment that is not furnished or supported by Norsk Data A.S.

¢

The information described in this document is protected by copyright. It may not be photocopied, reproduced or translated without the prior consent of Norsk Data A.S.

Copyright (C) 1981 by Norsk Data A.S.

PRINTING RECORD			
Printing	Notes		
10/80	ORIGINAL PRINTING - Version 01		

NORD-500 Reference Manual Publication No. ND-05.009.01

•••	ėėė.	 ÷.

,

NORSK DATA A.S P.O. Box 4, Lindeberg gård Oslo 10, Norway ٦

ł

ŧ

Manuals can be updated in two ways, new versions and revisions. New versions consist of a complete new manual which replaces the old manual. New versions incorporate all revisions since the previous version. Revisions consist of one or more single pages to be merged into the manual by the user, each revised page being listed on the new printing record sent out with the revision. The old printing record should be replaced by the new one.

New versions and revisions are announced in the ND Bulletin and can be ordered as described below.

The reader's comments form at the back of this manual can be used both to report errors in the manual and to give an evaluation of the manual. Both detailed and general comments are welcome.

These forms, together with all types of inquiry and requests for documentation should be sent to the local ND office or (in Norway) to:

Documentation Department Norsk Data A.S P.O. Box 4, Lindeberg gård Oslo 10

PREFACE

THE PRODUCT

This manual describes the general design and the instruction set of the NORD-500 central processing unit.

THE READER

The NORD-500 CPU reference manual is intended for users of the NORD-500 system who would like to know about the general design of the NORD-500, programmers using the NORD-500 assembler, and system programmers needing to know the exact format of generated code.

PREREQUISITE KNOWLEDGE

No previous knowledge of the NORD-500 is required. However, general knowledge of computer architecture is desirable, and assembly programming experience is required for those using the manual to program in the NORD-500 assembler language. Programming the memory management system, the NORD-100/NORD-500 communication and the inner kernel of the operating system requires a more detailed description of both NORD-500 and NORD-100 hardware. This can be found in

NORD-500	Implementation manuals	- not yet available
NORD-100	Reference manual	- ND.06.014

Use of the NORD-500 assembler and how to link and load a NORD-500 program is described in the manuals

NORD-500	Assembler Reference manual	-	ND.60.113
NORD-500	Monitor Loader	-	ND.60.136

THE MANUAL

This manual is organized as a reference manual. It is intended for looking up the exact syntax of machine instructions and details of hardware which are relevant to the software. Most chapters are independent of the others and can be understood without reading previous chapters.

The chapters are organized as follows:

PART I General Design

Chapter Chapter Chapter Chapter Chapter Chapter	 A general introduction to the NORD-500 system The register block Stack and heap management Memory management system Cache memory system The trap system
Chapter	7: Data types handled by the CPU
Chapter	8: Operand specifiers and addressing
PART II	Instructions
Chapter	9: Instruction formats
Chapter	10: Data transfer, arithmetical and logical instructions
Chapter	11: Control instructions
Chapter	12: String instructions
Chapter	13: Miscellaneous instructions
Chapter	14: Special instructions
Chapter	15: NORD-500/NORD-100 communication

The appendices contain tables of address codes, instructions, figures and notational conventions.

<u>Contents</u>

1. INTRODUCTION	1
1.1. System configuration	1
1.2. Communication between the NORD-100 and NORD-	500 CPUs 3
1.3. Domains, segments and processes	4
2. THE REGISTER BLOCK	5
3. STATIC DATA, STACK AND HEAP	7
3.1. Static allocation	7
3.2. Stack allocation	8
3.3. Heap allocation	10
4. MEMORY MANAGEMENT SYSTEM	12
4.1. Introduction	12
 4.2. Memory management architecture 4.2.1. Address domain 4.2.2. Process 4.2.3. Process environment 3.1. Process registers 3.2. Capability tables 3.3. Domain information 4.2.4. Logical addressing 4.2.5. Domain communication 5.1. Alternative domain 5.2. Domain call 5.3. Trap handling 	15 16 17 17 18 19 21 22 22 22 24
4.3. Physical implementation	25
4.4. Buffering	28

5. CACHE MEMORY SYSTEM

30

6. THE TRAP SYSTEM	32
6.1. Trap handler routines	32
 6.2. The status register 6.2.1. Data status bits 6.2.2. Tracing status bits 6.2.3. Instruction and operand reference status bits 3.1. Ignorable trap conditions 3.2. Non-ignorable trap conditions 3.3. Fatal trap condition 	37 37 39 40 40 42 42
 6.2.4. Signalling, synchronization and miscellanous status bits 6.2.5. NORD-500 system error status bits 6.2.6. Addressing traps 6.2.7. Status bits survey 	43 45 46 46
7. DATA TYPES	48
7.1. Introduction	48
<pre>7.2. Data types 7.2.1. Bit 7.2.2. Byte 7.2.3. Halfword 7.2.4. Word 7.2.5. Single precision floating point 7.2.6. Double precision floating point 7.2.7. Floating point rounding 7.2.8. Descriptor</pre>	48 49 49 49 50 50 51 52
7.3. Data formats in main memory	52
7.4. Data in registers	54
8. OPERAND SPECIFIERS AND ADDRESSING	56
8.1. Introduction	56
8.2. General and direct operands 8.2.1. Introduction 8.2.2. General operands 8.2.3. Post Index	57 57 59 61
 8.3. Survey of addressing modes 8.3.1. Local addressing 8.3.2. Local, post indexed addressing 8.3.3. Local indirect addressing 8.3.4. Local indirect, post indexed addressing 	62 65 67 69 71

viii

 8.3.5. Record addressing 8.3.6. Pre indexed addressing 8.3.7. Absolute addressing 8.3.8. Absolute, post indexed addressing 8.3.9. Constant operand addressing 8.3.10. Register addressing 8.3.11. Alternative addressing 8.3.12. Descriptor addressing 	73 75 77 81 83 84 85
 8.4. Direct operands 8.4.1. Introduction 8.4.2. Displacement addressing 8.4.3. Absolute program addressing 8.4.4. Absolute data addressing 	88 88 88 88 88
9. THE NORD-500 INSTRUCTION SET	89
9.1. Introduction	89
10. DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS	94
10.1. Load	94
10.2. Load local base register	95
10.3. Load record register	96
10.4. Store	9 7
10.5. Store local base register	98
10.6. Store record register	99
10 .7. Move	100
10.8. Swap	101
10.9. Compare	102
10.10. Compare two operands	103
10.11. Test against zero	104
10.12. Negate	105
10.13. Invert	106
10.14. Invert with carry add	107
10.15. Absolute value	108

ND.05.009.01

10.16. Add	109
10.17. Subtract	110
10.18. Multiply	111
10.19. Divide	112
10.20. Add two operands	113
10.21. Subtract two operands	114
10.22. Multiply two operands	115
10.23. Divide two operands	116
10.24. Add three operands	117
10.25. Subtract three operands	118
10.26. Multiply three operands	119
10.27. Divide three operands	120
10.28. Multiply with overflow to register	121
10.29. Divide with remainder to register (modulo)	122
10.30. Unsigned multiply with overflow to register	123
10.31. Unsigned divide	124
10.32. Add with carry	125
10.33. Subtract with carry	126
10.34. Clear register	127
10.35. Store zero	128
10.36. Set to one	129
10.37. Increment	130
10.38. Decrement	131
10.39. And	132
10.40. Or	133
10.41. Exclusive or	134
10.42. Logical shift	135
10.43. Arithmetical shift	136

	127
10.44. Rotational shift	151
10.45. Get bit	138
10.46. Put bit	139
10.47. Clear bit	140
10.48. Set bit	141
10.49. Get bit field	142
10.50. Put bit field	143
10.51. A to the I'th power	144
10.52. I to the J'th power	145
10.53. Square root	146
10.54. Polynomial	147
10.55. Floating point remainder	148
10.56. Integer part	149
10.57. Integer part with rounding	150
10.58. Multiply and add	151
10.59. Sum of products	152
10.60. Load index	153
10.61. Calculate index	154

11. CONTROL INSTRUCTIONS

.

	-
.1. Unconditional relative jump 15	56
.2. Unconditional absolute jump 15	57
.3. Conditional jump 15	58
.4. Loop with increment 16	60
.5. Loop with decrement 16	62
.6. Loop general 16	64
.7. Call subroutine general 10	66
.8. Call subroutine absolute 10	68

156

11.9. Initialize stack

11.10. Subroutine entry points	171
11.11. Subroutine return	179
12. STRING INSTRUCTIONS	182
12.1. Introduction	182
12.2. String move	184
12.3. String move while	185
12.4. String move until	186
12.5. String move translated	187
12.6. String move translated until	188
12.7. String move n elements	189
12.8. String fill	190
12.9. String fill n elements	191
12.10. String compare	192
12.11. String compare translated	193
12.12. String compare with pad	194
12.13. String compare translated with pad	195
12.14. Skip elements	196
12.15. String locate elements	197
12.16. String scan	198
12.17. String span	199
12.18. String match	200
12.19. Set parity in string	201
12.20. Check parity in string	202

13. MISCELLANEOUS INSTRUCTIONS

203

170

171

13.1. Block move and Fill	203
13.2. Data type conversion	204
13.3. Data type conversion with rounding	206
13.4. Load address	207
13.5. Load address into record register	208
13.6. Load address into base register	209
13.7. Load address of multilevel link	210
13.8. No operation	211
13.9. Set flag	212
13.10. Clear flag	213
13.11. Get buddy element	214
13.12. Free buddy element	215
14. SPECIAL INSTRUCTIONS	216
14.1. Disable process switch	216
14.2. Enable process switch	217
14.3. Set bit in trap enable register	218
14.4. Clear bit in trap enable register	219
14.5. Break point	220
14.6. Test and set	221
14.7. Load special register	222
14.8. Store special registers	223
14.9. Integer float register communication	224
15. COMMUNICATION BETWEEN NORD-500 AND NORD-100	226
15.1. Hardware interconnection	226
APPENDIX A Address codes	231

APPENDIX B	Address code table	233
APPENDIX C	Symbols and abbreviations	235
APPENDIX D	Figures	237
APPENDIX E	Instruction table	238
APPENDIX F	Alphabetical instruction table	251
APPENDIX G	Instruction code table	255
APPENDIX H	Instruction code cross reference table	258
APPENDIX I	Setting of status bits	260
INDEX		264

EXAMPLES USED IN THIS MANUAL

Due to the large number of instruction formats and address modes available, it is not possible to illustrate more than a small fraction of the legal combinations. An attempt has been made to show the use of each format and mode at least once.

Numeric quantities are presented in decimal, octal and/or hexadecimal format. Octal numbers are followed by a 'B', hexadecimal numbers by an 'H'. Hexadecimal numbers must always start with a decimal number to avoid confusion with identifiers (that is, FFH must be written as OFFH). In this manual hexadecimal numbers are always preceeded by a zero. Absence of a following letter indicates decimal number.

When reading examples containing word and halfword quantities displayed as octal bytes, the values in the upper bytes have to be shifted. Example:

Binary pattern:		00010000000	10000100	100101	010010
Displayed as:	Four octal bytes:	020B	010B	111B	122B
	Two octal halfwords:	:	010010E	3 0	44522B
	Octal word:			020020	44522B

Hexadecimal numbers require no shifting; the hexadecimal digits can be concatenated as they are, two digits per byte.

In the figures, address values increase downwards.

INTRODUCTION

1. INTRODUCTION

1.1. System configuration

The NORD-500 central processing unit is a part of the NORD-500 computer system. This system is a combination of a NORD-100 CPU, a NORD-500 CPU and a shared memory, see figure 1.1.

NORD-100 CPU

- Supervises the NORD-500 CPU
- Runs the I/O system, file system, operating system and job scheduling
- Runs local NORD-100 jobs

NORD-500 CPU

- 32-bit logical address space
- User jobs up to 4 gigabytes in size
- Addressing system implemented twice by the memory management system to allow user programs of 4 gigabytes of instructions and 4 gigabytes of data
- CPU shared by many user programs through efficient use of the memory management system
- Operations on data units ranging from 1 to 64 bits
- Byte oriented instructions designed for execution efficiency of high level language programs
- Cache memory employing a forward fetch mechanism for main memory access
- Main memory access up to 16 bytes wide, eliminating the memory bandwidth bottleneck
- Two independent but identical cache systems, one for instructions and one for data
- The cache may be partitioned, each partition used either as cache memory or as high speed local memory
- The majority of machine level instructions requiring only one basic cycle

- Asynchronous floating point arithmetic for increased instruction execution speed
- Instruction and data pipelining techniques employed to optimize execution speeds
- Specialized high speed hardware for 32/64 bit floating point multiply and divide

MEMORY

- Multiport main memory with direct access for the NORD-500 CPU, NORD-100 CPU, and DMA transfer devices
- Physical main memory up to 32 Mbytes
- Virtual memory management system
- Memory fully or partially shared between NORD-100 and NORD-500

· · · · · · · · · · · · · · · · · · ·	500 C	CPU	••••		••••	••••	
Shared memory	NORD 100 private memory	NORD 500 privat memory	e:	: C : O : N : T : R : O : L : : ma	S T A T U S	A D D R E S S	
: : :	100 (CPU					: : :

Fig. 1.1 The NORD-500 computer system

1.2. Communication between the NORD-100 and NORD-500 CPUs

All or part of the memory can be shared between the NORD-500 CPU, NORD-100 CPU and associated I/O devices. This allows for easy access and control by all components of the system.

The communication between the NORD-100 and NORD-500 is set up as a mailbox and DMA transfer system. The mailbox contains 3 registers:

- Control register: For NORD-100 to give NORD-500 a command
- Status register : For NORD-500 to give NORD-100 status
- Address register: A pointer to where in the NORD-100 memory chains of instruction or data will be found, or where the NORD-500 can store extended status information

The status information returned to NORD-100 reports that a job is finished, the reason for NORD-500 termination and type of possible NORD-500 malfunctions.

The NORD-500 microprogram initiates and controls the DMA access channel to NORD-100 memory. The communication channel is also used extensively for diagnostic and test program information. The NORD-100 is used as a diagnostic vehicle for the NORD-500.

1.3. Domains, segments and processes

In the NORD-500 memory is logically structured into DOMAINS. A domain is one 32 bit address area (4 gigabytes) for executable code (the program domain), another for data (the data domain).

Each domain is divided into SEGMENTS, up to 31 per domain. A segment can be up to 128 Mbytes, equivalent to 27 address bits. The smallest unit for access protection (write and parameter access protection) is a segment.

Data may be accessed from the entire domain, but if the segment number (the upper five address bits) is zero, data will be taken from the data segment with the same segment number as the current program segment, thus making data references independent of the actual segment number.

Two (or more) domains may have segments in common, in order to share data. The segment number(s) does not have to be the same in the two domains.

A sequence of operations requiring no parallel execution is called a PROCESS. A process is carried out sequentially in the CPU, but several processes started at different times may run concurrently.

A process may refer to up to 256 domains of data and instructions. These are connected in a tree stucture called a domain tree, specified by the process description kept by the memory management system. The links between the domains are determined at the creation of each domain. The domain closest above (that is, closer to the root) a domain D is the mother of D, D is the child. D may itself be the mother of other child domains.

Control can be switched from one domain to another by calling a routine in the other domain, or by causing an error situation (trap condition) not taken care of by a routine in the current domain. A routine may access data in the domain from which it was called, through an address prefix (ALT).

Within a segment routines are called directly, by address. Routines on other segments are called through their routine number on the segment, not by address.

Communication between processes is possible through monitor calls or through a shared data segment.

2. THE REGISTER BLOCK

The NORD-500 CPU has four registers for program and data addressing. These are the program counter P, the L (link) register containing the subroutine return address, the local variable base register B, and the record base register R.

The four 32-bit general registers, I1, I2, I3, and I4, may be used as integer accumulators or as index registers. They are used for both word and partial word operations (halfword, byte, bit and bit field).

The A1, A2, A3, and A4 registers are 32-bit floating point accumulators used for real number arithmetic. Each floating point accumulator may be extended with a 32-bit Extension register (E1, E2, E3 and E4), making four 64-bit floating point accumulators for double precision arithmetic.

The NORD-500 also has several special purpose registers. These are the 64-bit registers:

STatus register	- ST
Own Trap Enable register	– OTE
Child Trap Enable register	– CTE
Mother Trap Enable register	– MTE
Trap Enable Modification Mask	- TEMM

and the 32-bit registers:

Top Of Stack register	-	TOS
Low Limit trap register	-	LL
High Limit trap register		HL
Trap Handler Address register	-	THA

The ST, OTE, CTE, MTE and TEMM registers are treated as two 32-bit registers when referenced in instructions. The least significant parts (bits 0-31) are called ST1, OTE1, CTE1, MTE1 and TEMM1. The most significant parts (bits 32-63) are called ST2, OTE2, CTE2, MTE2 and TEMM2.

The memory management system utilizes a number of registers accessible only to the microprogram. These include

Current Executing Segment register - CES Current Executing Domain register - CED Current Alternative Domain register - CAD Process Segment register - PS Physical Segment Table Pointer - PSTP

The CES, CED, CAD and PS registers exist as one copy per process in the system, while the PSTP is unique.

THE REGISTER BLOCK

31		0	
:	P	:	Program counter
:	L	:	Link (subroutine return address)
:	B	:	local variable Base
:	R	:	Record base
31		0	
:	I1	:	
:	12	:	Integer
:	13	;	or Index registers
:	14	:	

The In accumulators are named BIn, BYn, Hn, and Wn when used for BIt, BYte, Halfword, or Word operations. (n=1,2,3,4).

63				0	
:		:		:	
:	A1	:	E1	:	Floating point
:	A2	:	E2	:	and Extension registers
:	A3	:	E3	:	A = E = 32 bits
:	Α4	:	E4	:	D = A + E = 64 bits
:		:		:	

The An accumulators are named Fn when used as single precision floating point registers. The (An, En) double registers are named Dn when used as double precision floating point registers.

63			0	
:	ST		:	STatus register
:	OTE	,,, ,,, ,,, ,,, ,,, ,,, ,,, ,,, ,,, ,,	:	Own Trap Enable register
:	MTE		:	Mother Trap Enable register
:	CTE		:	Child Trap Enable register
:	TEMM		:	Trap Enable Modification Mask
31		0		
: :	TOS	:	Top Of	Stack register
:	LL	:	Low Lin	nit trap register
:	HL	:	High L	imit trap register
:	THA	:	Trap H	andler Address register
Fig	. 2.1	THE RE	GISTER BL	CK

STATIC DATA, STACK AND HEAP

3. STATIC DATA, STACK AND HEAP

Space for data objects may be allocated

- i) in a fixed location in memory, referenced relative to the B register or by absolute address (static allocation)
- ii) on a stack growing from low to high memory, referenced relative to the B register
- iii) in a block unlinked from a freelist, anywhere in otherwise unused memory, referenced relative to the B register.

Static or dynamic allocation of local data area is determined by the kind of entry point instruction, and a program system may contain a mixture of procedures with statically and dynamically allocated data areas. In most cases the calling procedure need not be concerned with the allocation strategy used.

3.1. Static allocation

Data allocated in fixed locations may be addressed by a full 32-bit address referencing any segment within the domain, or it may have a segment number of zero, indicating that the segment number of the currently executing program segment is to be used. The latter case allows a segment with its own fixed data area to be part of more than one domain, having different segment numbers in different domains, with no need to relocate the addresses. Statically allocated data may not be released for other use, and local variables in procedures keep their values from one call to the next.

Procedures with static data areas are entered through an ENTF or ENTFN instruction. Such routines are by definition non-reentrant, but in other respects behave as other routines. The fixed local data area is initialized as shown in figure 3.1. The B register is updated to point to the local data area and data references may be addressed relative to the B register, as with stack routines, and may also be addressed directly.

Trap handlers always have a fixed local data area which has a special layout discussed in chapter 6.

3.2. Stack allocation

A stack is initialized through the INIT or ENTM instruction, either one declaring the lowest stack address and its maximum extent. When a stack is initialized, the TOS register is loaded with the address of the first free location above the stack's maximum extent. TOS serves as a guard trapping eg. a "wild" recursive routine and as a pointer to the variables describing the heap.

A new data block on the stack is allocated by executing an ENTS or ENTSN instruction. On routine entry the data block is always initialized by the system as follows:

: :	
 PREVB	<pre>< previous stack pointer (extent of stack) previous value of B register</pre>
RETA	current return address
: SP :	stack pointer
AUX/LOG	auxiliary location for language processors or buddy subroutines
N	number of arguments
: arg1	•
arg2	addresses of arguments
:;	local variable area (uninitialized)
;	: < Stack pointer (SP)

Fig. 3.1 Local data area layout

If the number of arguments supplied exceeds the maximum allowed by the ENTSN entry point instruction, the N location will contain the number of arguments actually supplied, but only the maximum allowed number of argument addresses will be put on the stack. (This also applies to the ENTFN instruction.)

The INIT instruction initializes the stack in a similar way, but the PREVB and RETA will be zeroed, so that an attempt to link downwards beyond the lower stack address will cause an Address Zero trap.

The ENTM instruction initializes a new stack starting from a specified address, giving the TOS register a new value. The old TOS value is

STATIC DATA, STACK AND HEAP

saved on the current top of the old stack, pointed to by B.SP. Otherwise, the initialization is as for a routine entry, with the base address of the previous stack block saved in PREVB. The ENTM is typically used for initializing a stack for the routines on a segment, being called from other segments in the same domain. Executing the same ENTM instruction twice will overwrite the old initial values, possibly destroying return address and other information.

Stack space is released through the RET or RETK instructions. The B register is loaded from the PREVB location. On exit from a module (a subroutine entered through ENTM) the TOS register is <u>not</u> updated; this must be done explicitly.

Stack displacements (relative to the B register) are always positive, the displacement being the number of bytes to add to the B register. PREVB, RETA, SP, AUX and N are predefined as 0, 4, 8, 12 and 16, respectively.

3.3. Heap allocation

When running several routines concurrently, stack allocation of local data areas will cause problems if the routine finishing first is not the one with its data area on top of the stack.

Complex data structures like trees, lists and networks, may grow and shrink dynamically and elements acquired during the execution of a procedure should not be released upon exit.

For both these uses data elements may be allocated from a pool of unreserved space called the heap. The heap is described by an array of list heads to linked lists of free elements, one list per block size. The block size is always a power of two and is indicated by the logarithm to the base two (the "log size") of the number of <u>words</u>. The first word of an element contains the address of the next element in the list, zero indicating the end of the list.

The first location above the stack, pointed to by the TOS register, contains the maximum size of elements to be allocated. The next two locations are reserved for the lower and upper address limits of the pool, respectively. Above these two locations is the array of head pointers.

TOS>	MAXL	Max log size of elements allowed
	: STAH	Start of heap
	: ENDH :	End of heap
	: FLOGO	Head pointers for freelists of elements of the different log sizes.
	FLOG1	The freelist pointers have the value
	FLOG2	is available.
	: FLOG3 :	
	: . :	
	: . :	
	: . :	
	: . :	
	: :	
	: FLOG <maxl> :</maxl>	
	::	

Fig. 3.2 Layout of heap variables

The heap variables must be initialized by the user program and the user is responsible for building the lists. The STAH and ENDH variables are not used by the heap instructions, but are available for a heap administration routine implemented as a trap handler for the stack overflow trap.

STATIC DATA, STACK AND HEAP

A local area for use by a subroutine may be allocated by executing the ENTB instruction. This contains an indication of the required block size. On routine entry, the address of the allocated block is loaded into the B register, and the block size is stored in the AUX/LOG location. In all other respects the local data area is initialized as for a stack routine.

A data element is allocated by the GETB instruction, specifying the size of the desired element. The address of the element is loaded into the specified register.

If a block of the requested size is available, it is unlinked from the list. If the list head is zero, indicating that the list is empty, lists representing larger blocks are examined. If a larger block is available, it is split in halves and one half left in the appropriate freelist. The block may have to be split several times before an element of the requested size can be granted to the program. If no larger element is available, or if the requested size is larger than the MAXL value, a stack overflow trap condition occurs.

A routine entered through ENTB may release its local data area by returning through the RETB or RETBK instruction. An element aquired by the GETB may be released by the FREEB instruction.

A released element will be linked to the appropriate freelist according to the size of the element. Elements are not combined; this may be done by the trap handler for the stack overflow condition.

Be aware that initializing a new stack by INIT or ENTM will change TOS, thus another set of heap variables will be used by the buddy instructions. The new heap variables may be initialized to the values of the old ones or to new values.

No assumptions should be made about initial values of locations of stack or heap elements not explicitly mentioned here.

4.1. Introduction

A process is a sequential computation in NORD-500 that may refer to up to 256 domains. Each domain is a full 32 bit address area for program instructions and another for data. A process may easily access two such data domains, the socalled Current Executing Domain (CED) and the Current Alternative Domain (CAD). Instructions will always be fetched from CED, but data will be taken from CAD when the address code prefix ALT is used. If ALT is omitted data accesses will be done in CED.

- 12 -

Each domain is divided into 32 logical segments each of 27 address bits. 31 of these are used, segment number 0 is never used. A 27 bit logical segment address is translated by the memory management system so that it addresses a location in a socalled physical segment. Physical segments contain the data and programs in the NORD-500. A physical segment is divided into blocks of 2k bytes, and may have any size from 2**11 to 2**27 bytes. The blocks of 2k bytes are called pages, and they can be moved (swapped) between main memory and secondary storage as the need arises.

All physical segments in a NORD-500 system is described in the Physical Segment Table (PST). The PST is always resident in main memory and it is used by the translation mechanism to find the physical segment. If a physical segment consists of more than one page, an indexing mechanism is used to address the segment. Each physical segment is described by a 16 bit entry in PST.

By following this scheme each process in NORD-500 may use up to 256*31 physical segments of program, and an equal number of physical segments of data. The structure and properties of the domains and segments of a process are kept on a special physical segment generated and maintained by supervising mechanisms. This physical segment is called the Process Segment (PS). There is one PS for each process in the NORD-500. The size of a PS will depend on the number of domains the process can use.

The PS of a process cannot be accessed directly by the process itself. It is used by supervising mechanisms which may be other processes, other domains or NORD-100. Each domain used by a process has one entry in the PS of a process.

One entry in the process segment is called the domain information table. A domain information table contains 31 pointers for data (the data capability table) and 31 pointers for program (the program capability table), one pointer for each logical segment of the domain. The pointers indicate the PST entry describing the physical segment to be addressed by the logical address of the domain. Information on legal access modes for each logical segment is also kept in the domain information table, together with the pointers. One PST pointer with the corresponding legal access mode indicators is called a capability. Also located in the domain information table is the neccessary

information for the trap and domain call system.

The PS of a process will be referenced frequently when the process executes. Since the PS is an ordinary physical segment, it will be addressed through the PST entry that describes it. A pointer to the PST entry describing the PS of the executing process is kept in the PS register and is updated when a new NORD-500 process starts execution. The PS register is part of the process description of a process, together with the contents of the register block and some other information.

A schematic exposition of the translation mechanisms is found in the drawing next page.

This scheme for the translation from logical to physical addressing makes it easy for different domains or processes to share data or programs. Sharing is done by having the capabilities in the different domain information tables point to the same PST entry. Thereby the same physical segment will be addressed.

If the translation mechanism were to perform all the outlined table lookups on each memory access, the result would be unacceptably slow. A speed-up mechanism is therefore introduced. Whenever an access is completed, the number of the referenced page is stored in a cache-like Translation Speedup Buffer (TSB). The physical page number is stored together with the corresponding logical page number, the domain number and process number. Next time an access to the same logical page is done by the same domain, the physical page number is found in TSB without any need to perform other lookups. The index in the TSB is found by using a hashing algorithm that takes into account the logical address including the segment number, the domain number and the process number.

The detailed description that follows is divided into the Memory Management Architecture and its Physical Implementation. The architecture section involves the transformation from logical to physical segment numbers, and includes descriptions of the capability tables and the process segment. The implementation section covers the mechanisms by which physical segments are placed and accessed in main memory. The present architecture is implemented with a paging mechanism, but no inherent property of the architecture prohibits other implementation strategies.



Fig. 4.1 Logical addressing scheme

4.2. Memory management architecture

4.2.1. Address domain

A NORD-500 address has 32 bits, ie. an address is in the range from 0 to (2**32)-1. Instruction fetches and data references goes to different addressing areas; if it is an instruction fetch, the address value range is called a program domain, if it is a data reference, it is called a data domain.

A logical address domain is divided into 32 segments. The 5 upper bits of an address are segment numbers and the 27 lower bits are the address within the segment.

: 5 bits : : 27 bits :

segment no. Segment relative address

Fig. 4.2 Logical address

If the program or data domain is not explicitly stated, domain is understood to be both the program domain and its corresponding data domain.

4.2.2. Process

The operations of a computation must be carried out in a certain order to ensure a meaningful result. The simplest possible rule is the execution of operations one at a time in strict sequential order. This type of computation is called a process.

Information about a process is kept in the process description. The term process will hereafter mean a sequential computation described by a process description.

A NORD-500 process may have up to 256 different logical domains, each comprising an address space up to 2**32 bytes for each of program and data.

From a domain it is possible to create and call new program domains, ie. a NORD-500 process may have a hierarchy of domains. The hierarchical sturcture is reflected in the process description.



Fig. 4.3 Hierarchy of program domains

Transfer of control between domains may takes place by routine calls (domain calls) or enabled traps. Parameter transfer between different domains is performed by the alternative address mode. (See section about addressing modes.) When a routine in domain A calls a routine in domain B, domain A is set as alternative domain to B and operands accessed via alternative address mode are accessed in domain A.

More extensive data exchanges and exchanges between arbitrary domains are done by letting the domains have one or more data segments in common.

4.2.3. Process environment

The memory management system needs information about existing processes. This information resides on a physical segment, the Process Segment. This segment is not directly accessible to the process, but is used by supervising mechanisms, which may be other processes, other domains or NORD-100, and by microcode routines. There is one process segment for each process; the number of this segment is held in the Process Segment register (PS). For each domain owned by the process the process segment contains one domain information table which consists of

- the program capability table
- the data capability table
- domain call information
- trap handling information

4.2.3.1. Process registers

::		
: CED :	Current	Executing Domain
::		
: CAD :	Current	Alternative Domain
::		
: CES :	Current	Executing Segment
::		
: CAS :	Current	Segment on Alternative domain
::		
: PS :	Process	Segment
::		

Fig. 4.4 Memory management registers

Some information about a process is used so frequently by the memory management system that it must be kept in hardware registers while the process is executing. The five registers CED, CAD, CES, CAS and PS are a part of the process description of the running process. Ie. the registers' contents are exchanged when exchanging process.

The Current Executing Domain register holds the program domain number of the current executing process. When a domain call is performed, or when a trap condition is not own but mother enabled, the domain number of the calling domain is stored in the Current Alternative Domain register. The Current Executing Segment register holds the segment number within the current executing domain, and is copied into CAS when changing domain. CAD is used with the alternative addressing mode, CAS is used when the segment number is zero in alternative addressing.

4.2.3.2. Capability tables

Each domain has two capability tables, one for instructions and one for data. Each table has 31 elements, one for each segment in the domain. Each element consists of 16 bits, numbered from 0 to 15. Such an element is called a capability, and it specifies the physical segment number and its access rights. A program capability has a layout different from a data capability.

In a program capability, bit 15 indicates whether the segment is in the current domain or not. If the bit is zero the segment is in the current domain. A segment not in the current domain, called an indirect segment, has bit 14 set if the physical segment resides in another machine, otherwise it is reset. The capability of an indirect segment contains the logical domain and segment numbers of another segment, and the physical segment number is found in the capability of that segment.

In a data capability bit 15 indicates write permission. If this bit is reset the segment is a read-only segment. Bit 14 indicates whether routines in other domains may refer to this segment through the ALT prefix. Violation of the protection set by these two bits causes a protect violation trap. Bit 13 is set if the physical segment is shared between different domains or different processes. If a segment is shared, data will always be read from main memory rather than from cache, to ensure that different processes are aware of each others' updating of a data item.

Direct program segments and data segments contain the physical segment number in the lower 12 bits.

Program segment capability:

a) Direct segment

	چند وب چند بن ون حد جو هر هم ه	یو دو ود جه او بند او ود بو به به به به مر او ها ها ها ها ها ها ها ها او در او در او
: 1 bit :	: 3 bits :	: 12 bits :
		وب هم جبر الله مع هذ الله هم هذ الله عن هذ الله عن حله الله الله الله الله الله عن ذات الله الله الله
direct (=0)	unused	physical segment number

b) Indirect segment

			ونه چې ونه هم هنه عنه چه هه هه هنه	وبه وي حيد وي وب بيد بيد الله عن وب وب بيد
:1 bit :	: 1 bit :	: 1 bit :	: 8 bits :	: 5 bits :
indirect	other	unused	domain	segment
(=)	macnine			

Data segment capability:

		دیں جند ہوہ جبہ جب جی بنیز جب عبد		
: 1 bit :	: 1 bit :	: 1 bit :	: 1 bit :	: 12 bits :
write permitted	parameter access	shared segment	unused	physical segment number

Fig. 4.5 Capability layout

4.2.3.3. Domain information

When performing domain calls and trap handling, some extra table space is needed for each domain. The first eleven bytes of a domain information table are used as a save area at domain calls. The next eleven bytes are used as a save area in trap handling. The last 37 bytes are the domain characteristics. This information and two capability tables constitute each domain information table of 256 bytes. This is shown in the following figure.

4 : 0:1:2:3: : 256 bytes : 64 bytes : 64 bytes : 11 bytes : 11 bytes : 37 bytes : 71 bytes : f d е с b а The capital letters used in the table below have the following meaning: M - set by hardware at domain call T - set by hardware at trap handling
 O - set by operating system and read by hardware Domain information table layout: a. Program capability tabledomain 1b. Data capability tabledomain 1c. Domain call informationdomain 1 bytes 1 М Calling domain 1 Μ Alternative of calling domain 1 Μ Current segment on alternative domain 4 М P of calling domain Ц М B of calling domain d. Trap handling information domain 1 1 Т Trapped domain Т 1 Alternative of trapped domain М 1 Current segment on alternative domain 8 Т Status register save area e. Domain characteristics domain 1 8 0 Own trap enable 8 0 Child trap enable 8 0 Mother trap enable 8 0 Trap enable modification mask 4 0 Trap handler address 1 0 Mother domain f. Unused

Fig. 4.6 Domain information table
<u>4.2.4.</u> Logical addressing

A logical address consists of the segment number and the segment relative address. The memory management system will transform the logical segment number to a physical segment number. The segment relative address is relative to the start of the physical segment.

If the segment number in a program or data reference is zero, the number in the Current Executing Segment register is taken as the logical segment number. Where addresses are transferred or loaded the current segment will be inserted in the address automatically; this applies to the instructions CALL, CALLG, LADDR, BLADDR, RLADDR, INIT and ENTM instructions. If the data segment number is not zero it will be used without modification.

If the segment number is zero when alternative addressing is used, the segment number in the CAS register is inserted.

The logical segment number is used as an index in the capability table. The addressed element in this table gives the physical segment number.

A jump to another program segment is only performed legally by a CALL or CALLG instruction and implies that the new segment number is loaded into the Current Executing Segment.

When a legal call to another segment is performed, the segment relative address is taken as an index in a start address vector first on the new segment. The first word on a segment is the length of the start address vector. The index is compared against this word. If the index is greater it is an illegal call and causes an instruction sequence error trap condition.



Fig. 4.7 Program segment layout

4.2.5. Domain communication

Within the domain hierarchy of a NORD-500 process program control may change from one domain to another. Data may be accessed in either the called or the calling domain. In this section change of control and communication between different domains are described.

4.2.5.1. Alternative domain

The alternative domain is used when accessing and returning parameters from or to a calling domain. The calling domain is set as the alternative to the called domain by loading its number into the CAD register. This is done by hardware at a domain call. Access to operands in the alternative domain is by the alternative address code prefix, ALT(<operand>). When using the ALT address code prefix only the last data access goes to the alternative domain; indirect addresses and descriptors are taken from the current domain. (See the chapter on operand specifiers and addressing modes for further explanation.) The calling domain may protect its data from illegal access from other domains by resetting the parameter access bit of its capability. This is done through monitor calls.

4.2.5.2. Domain call

From one domain, a routine on any other domain may be called through the CALL and CALLG instructions if an indirect capability to that domain is set up, indicated by bit 15 set in the capability of the segment. An indirect capability is set up through monitor calls. An indirect segment resides in another than the current one. A call to a routine on such a segment implies change of domain, and is denoted a domain call. Domain calls to supervising domain routines performing specific functions are called monitor calls.



Fig. 4.8 Indirect segment

The new domain and segment number are taken from the capability of the calling segment. The program counter, base register, domain number, alternative domain number and current segment on the alternative domain of the calling one are saved in the domain information table of the called domain. When a subroutine is called, certain initializations of the local data field are made. (See the CALL, CALLG and entry point instructions.) The return address and old base register field of the local data field of the new routine are filled with zero.

The new domain and segment number are loaded into the Current Executing Domain and Current Executing Segment registers. The number of the calling domain is loaded into the alternative domain register, and the current segment on the alternative domain is loaded into the Current Segment Alternative domain register. This segment number is used whenever an access to an alternative domain is done with the segment number equal to zero.

The segment relative part of the new program address is used as the index in a start address vector in the same way as when calling a routine on another segment within a domain.

On jump to another domain, a new stack has to be set up in the called domain. Therefore, the subroutine address must be the address of an ENTM, ENTF or ENTFN instruction. If a routine with a fixed data area calls routines using stack space, the stack must be initialized prior to the call. A routine being called from another domain must not be entered through an ENTS, ENTSN, ENTB or ENTD entry point, as the stack would then not be properly initialized.

The control is changed back to the calling domain when the return address, the old base register or both is zero when a return instruction is executed. On return from a domain call the CED, CAD, CAS, P and B are loaded from the domain information table.

Note that return information is not stacked, ie. calling the same domain twice without return in between will cause an instruction sequence error trap condition. The memory management system will zero fill the return address and B register value at a domain call return to indicate that a call to the domain may be done. If the return information is non-zero a domain call is in progress and another domain call to the same domain will be trapped as illegal (Instruction Sequence Error).

A return instruction with 0 in PREVB or RETA will only change domain if there is a domain to return to. If CAD is unequal to CED and nonzero, return is to the domain saved in the domain information table. Otherwise the return will be performed to address 0 on the current domain, causing a stack underflow trap condition.

4.2.5.3. Trap handling

When a trap condition occurs, the procedure described in chapter 6 on traps will determine if a trap handler routine is to be called, and in that case which domain has a handler for the offending trap. If the trap is handled by a mother domain, the new domain number is loaded into the CED register. The old CED, CAD and CAS are saved into the domain information table of the mother domain. CAD is loaded with CED of the trapping domain.

The status register is saved into the domain information table of the trapped domain, and upon return the non-ignorable bits are reloaded.

When the system trap handler returns, the new trap enable register contents are taken from the domain information table of the trapped domain.

Trap handler startup and stack initializations take place in the same way as when invoking a local trap handler. See chapter 6 for further explanation. The new trap enable register contents are taken from the domain information table of the mother domain, except that OTE is cleared by hardware at the ENTT instruction and restored when a RETT is executed.

4.3. Physical implementation

The physical NORD-500 memory is divided into pages of size 2048 bytes. The physical main memory size may be up to 2**25 bytes. The page size of 2048=2**11 implies 2**14 pages, or a 14 bits page number.

The memory management system has a bit map with two bits per physical page, set if the page is used and if the page has been written to, respectively. If the page has been written to it must be copied back to mass storage before it is replaced with another one. The table size is $2^{*}(2^{**}14)$ bits, and it is accessible to microcode only.

The memory management system maintains a Physical Segment Table Pointer (PSTP) pointing to the start of the Physical Segment Table. This table contains a two byte entry for each physical segment, giving the page number of a data page or an index page.

:	memory : :	
· FOIR ·	•	
و ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب ب		
•	•	
· -		
:	:	
:	:	
:	:	
:	:	
:	:	
:	:	:
:		•

Fig. 4.9 Physical segment table

The access method, directly by physical page number, or indexed once or twice, depends on the size of the segment. Bit 14-15 of an element in the physical segment table holds information about access method.

Direct access restricts the segment size to 2 k bytes. Single indexing allows 1 k pages, or 2 megabytes maximum size. Larger segments use double indexing, the maximum size of which (2^{3}) bytes) exceeds the maximum segment size.

	و ب به ب
: 2 bits :	: 14 bits :
	» • • • • • • • • • • • • • • • • • • •
access	physical page number

Fig. 4.10 Physical segment table entry

The two access bits have the following meaning

- 0 direct, physical page number is data page
- 1 single indexing, physical page number is the address of an index page
- 2 double indexing
- 3 unused

An index page entry has a layout similar to a PST entry, with the access bits reflecting the current indexing level: An index page to a single indexed segment has access bits equal to 0; the upper level index page to a double indexed segment has access bits equal to 1, the lower level index pages to 0. The physical address is calculated from the physical segment number and segment relative address as shown in the following figure.



Fig. 4.11 Physical memory

The capability table holds the physical segment numbers of all logical segments in a domain. The capabilities are found on the segment specified by the process segment register (PS) of the process. On this segment, the currently executing domain register (CED) selects a 256 byte domain information table which includes the capability tables. The currently executing segment register (CES) selects an entry in the capability table, containing the physical segment number of the referenced segment.



Fig. 4.12 Addressing a program capability

4.4. Buffering

Translation from logical to physical address is complicated and requires several memory accesses. To reduce the number of accesses the last used logical page number, domain number and a part of the process number is saved together with the corresponding physical page number and the permit bits of the corresponding capability. Later references to the same page may then avoid referencing the capability table, the physical segment table and the index pages.

The table used to hold this information is the Translation Speedup Buffer. The domain and process numbers are also stored. Therefore it is not neccessary to clear the buffer when changing domain or process.

The index in TSB is selected by using a hashing algorithm on the process number, the domain number and the logical page number. The buffer has a capacity of 256 elements plus an overflow of another 256 used for multi-operand instructions (such as POLY). (This capacity may be doubled by the microprogram, actually two banks of 512 elements exist.)

When access to memory is performed, the actual process number, domain number and logical page number are compared to the TSB counterparts pointed at by the index. If they are equal no further table lookup is neccessary and the physical page number in the translation speedup buffer is used. If they are not equal the memory management system will update the TSB once the neccessary information has been found.



Fig. 4.13 Translation speedup buffer

5. CACHE MEMORY SYSTEM

The speed of the CPU is considerable higher than the speed of primary memory; if several memory accesses are required to complete an instruction, the CPU may be spending most of its time waiting for data to be loaded into the registers. To reduce the time spent waiting, the most recently used data are kept in high speed buffer memory, where data are available to the CPU in a fraction of the time required for a main memory access. This buffer is called cache. For economical reasons the cache is comparatively small, and sophisticated circuitry is employed to determine which data elements should be alotted space in the cache.

The effective memory access time as seen from the CPU is a fuction of several factors: The size and speed of the cache, main memory access time and the average percentage of data accesses where the requested data is available in the cache without further delay ("hit rate").

In NORD-500 the maximum cache size is 128 kilobytes. To prevent that instructions and data located at the same cache address constantly displace each other when a loop is executed, instructions and data have separate cache systems.

An access to main memory is up to 16 bytes wide. Most instructions are executed sequentially and data accesses are often made to variables located closely together, therefore the probability of finding the required data on the next request increases significantly.

Forward fetch mechanisms decode the operand specifiers in the instruction concurrently with the decoding of the instruction itself. "Data not in cache" can thus be detected and main memory access initiated at an early stage.

The two cache systems, for instructions and for data, are separate but identical. The cache word may be 32, 64, or 128 bits wide and the cache is always 4 K words deep. The width of the cache word is equal to the width of the channel to main memory.

The maximum cache size is 64 K bytes for instructions and 64 K bytes for data.

In addition to the bits of the data words, there are certain control bits in each word used by the cache system to identify the information stored. Parity on each byte is used for error detection.

The cache can be partitioned into 1, 2, or 4 parts of 4 K, 2 K, or 1 K cache words. Each partition can be assigned to one or more programs, or to library subroutines.

The cache is addressed by the logical address from the CPU and is byte addressable.

In a 128 bit wide and 4 K words deep system, the 4 least significant bits of the logical address are used to select the byte of the 16 byte word. The next 12 bits of the address are used to select one of the 4

CACHE MEMORY SYSTEM

K words. The remaining 16 bits of the 32 bit address are compared with 16 bits of word identification stored in cache. If they match, the requested data is present in cache and sent to the prefetch processor.

In a 64 bit wide cache, the 3 least significant bytes select the byte in the word, the next 12 bits select the cache word and the upper 17 bits are compared with the logical adress. In a a 32 bit wide system, 2 bits select the cache word byte, 12 bits the cache word and the upper 18 bits are matched with the logical address.

The cache and the memory management system is addressed in parallell. If the data is contained in the cache the CPU will fetch the data directly from the cache. Otherwise a request to main memory is generated after the logical address is converted to a physical address by the memory management system.

A "write through" algorithm is implemented, generating a write access to main memory in parallell with a write access to cache. Main memory will therefore always contain an updated copy of the contents of the cache.





Fig. 5.1 The CACHE system, 128 K byte cache

6. THE TRAP SYSTEM

It is an advantage to be able to detect special situations arising during program execution, such as attempts to divide numbers by zero in a program performing many arithmetic divisions. Such checks may be made by software, but will require explicit programming.

NORD-500 CPU performs a number of checks automatically on every arithmetic operation, showing errors that would otherwise go unnoticed. Errors caught this way are said to be <u>trapped</u>. Situations leading to a possible trap are called trap conditions. A trap condition may or may not lead to a trap, depending on whether the trap is enabled or not. The above case is called a divide by zero trap condition.

Other examples of trap conditions are floating point overflow, illegal index and stack overflow.

For most trap conditions, it is possible to choose whether the trap is to be acted upon (ie. enabled) or not. If a trap is to be acted upon, a trap handler routine will be entered.

Trap conditions are divided into three categories depending on the way they are treated by hardware.

- 1. Ignorable trap conditions, which may be ignored
- 2. Non-ignorable trap conditions, which require treatment
- 3. Fatal trap conditions, fatal to the NORD-500 CPU

The NORD-500 CPU status register has one bit for each possible trap condition. When a trap condition occurs, this bit is set. The same bit is reset when a trap handler routine is invoked.

6.1. Trap handler routines

Most traps may be handled by a routine in the NORD-500. Every domain can have its own routines for the trap conditions allowed by its mother domain. If it does not take care of the trap itself, control may be transferred to the mother domain.

The mother may handle the situation, or hand it over to her mother. At the top of the domain tree is the operating system, and the NORD-100 is the "great grandmother" of all domains, ensuring there will always be at least one domain responsible for taking care of a trap propagated from lower levels. Eg. a trap condition encountered during the running of a user program may be handled in the user domain, in one of the mother domains between the user domain and the root of the tree, in the operating system domain, or in the NORD-100. THE TRAP SYSTEM

After a trap situation has been taken care of, control will normally return to the instruction following that which caused the trap; for some trap conditions, the trapped instruction will be repeated or resumed. Note that the call sequence prior to the trap situation may be totally unrelated to the mother/child links.

Three registers in the NORD-500 are used for trap enabling: The Own (OTE), the Mother (MTE) and the Child (CTE) trap enable registers. Each domain has its own copy of these registers.

If a bit in OTE is set, the domain has a trap handler routine for the corresponding trap conditions occuring within the domain, and this routine will be called when a trap occurs. If the MTE bit is set, the mother (or grandmother etc.) domain of the trapping domain has a trap handler routine for this trap condition. If the corresponding bit in OTE is reset, this routine will be called.

A bit set in the CTE indicates that this domain has a trap handler routine to be used when the corresponding trap condition occurs in child domains, unless taken care of locally within the child domain. The CTE bit set will cause the MTE bit to be set in all child domains.

When a domain is created, it is given a trap enable modification mask (TEMM) from its mother. This mask specifies which bits in OTE the domain is allowed to change. An attempt to change a bit in OTE that is reset in TEMM will be ignored, while a change in an OTE bit that is set in the TEMM will have the desired effect.

MTE and CTE are not program modifiable. The system sets a bit in a domain's MTE if any of the mother domains in the tree structure have the corresponding bit set in their CTE register. The NORD-100 CPU will always be the mother of the upper NORD-500 domain. Trap conditions are always enabled in the NORD-100 CPU. Non-ignorable trap conditions may be enabled in the NORD-500 and handled by some program in the NORD-500. If they are not, they will be reported to NORD-100. Fatal trap conditions are always reported directly to NORD-100.

Status bits representing non-ignorable and fatal trap conditions will always yield a zero result (bit reset) if explicitly tested. It is not meaningful to perform a conditional jump on these bits, as the condition is always false.



trap condition

Fig. 6.1 Treatment of non-fatal trap conditions

.

THE TRAP SYSTEM

The Trap Handler Address register, THA, points to the base of an array in data memory, containing the start addresses of the trap handler routines in program memory. The n'th element of this array must hold the start address of the routine to handle the n'th trap condition. The area after the start address vector is used as a local data field for the invoked trap handler routine. This data field is filled by the ENTT instruction (see chapter 11.10).

> : THA :>	data memory	
		start address vector (64 words)
	:: : : : :	local data field heading (5 words)
	::	address of the instruction that caused the trap (1 word)
	::	
		copy of register block (39 words - see the ENTT instruction)
	:: : : : :	10 words of program memory
	:	
	•	local data area
	::	
	: :	

Fig. 6.2 Trap handler start address and local data field

When a trap handler is invoked, the address of the instruction that caused the trap condition, the register block, and information about the trap is saved in the local data area of the trap handler. The saved program counter holds the address of the instruction to be executed when the trap condition has been taken care of.

Trap handlers are not reentrant, due to the fixed location of the data area. The Own Trap Enable register (OTE) is therefore cleared, forcing propagation to the mother domain of any trap condition occuring during trap handler execution. The OTE register is reloaded from the domain information table on return from the trap handler. When a trap handler is invoked, the status register (ST) is saved in the domain information table of the domain where the trap occurred. The layout and use of this table is described in more detail in the Memory Management section. If the trap condition is not handled by a local trap handler routine, an identification of the domain where the trap condition occurred is also saved in this table. Before the trap handler is entered the status bit causing the trap is cleared.

Status register bits representing ignorable trap conditions may be modified during running of the trap handler routine. Status bits representing non-ignorable and fatal trap conditions may not be modified. Setting a trap bit will cause a new trap immediately on return to the trapped routine. If several trap bits are set, several trap handlers will be called in sequence according to their bit numbers in the status register (highest numbered ones first).

Status bits are modified during running of a trap handler routine by modifying the status word in the saved register block. Upon trap handler return, this status word is "merged" with the saved status word in the domain information table and loaded into the status register. Unmodifiable status bits will contain their original values when the process continues.

Every enabled trap condition detected during the execution of an instruction will be reported to a trap handler routine in order of priority. The highest numbered traps are handled first.

6.2. The status register

There are 64 bits in the status register. 42 of these bits are currently defined. The status bits are grouped as follows:

Data status bits

Tracing status bits

Instruction and operand reference status bits

Signalling, synchronization and miscellaneous status bits

NORD-500 system error status bits

6.2.1. Data status bits

Code	Name	Bit no.
-		5
Z	zero	
С	carry	0
S	sign	7
0	overflow	9
IVO	invalid operation	11
DZ	divide by zero	12
FU	floating underflow	13
FO	floating overflow	14
BO	BCD overflow	15

The data status bits hold information about the operand or result of the last executed operation on data. The majority of control and special instructions, including conditional jump instructions, leave the data status bits unaffected.

In the description of the instruction set, the effect on the data status bits is listed with every instruction. Bits that are set, reset or left unaffected are mentioned explicitly. All data status bits not mentioned are reset.

The Z, C, and S status bits have no corresponding trap conditions. They are used only for conditional jumps. All other data status bits are ignorable trap conditions. If trapping is not enabled, these bits may be tested with conditional jump instructions.

- Z: The Zero bit is set if the operand/result of the last instruction was exactly zero. Otherwise it is cleared.
- S: The Sign bit of the status register holds the sign bit of the last operand/result.

- C: The Carry bit may be set only when performing integer arithmetic; otherwise it is cleared. The C bit is set if a carry out of or borrow into the most significant bit occurs. The contents of the carry bit is also used by the ADDC, SUBC and INVC instructions.
- 0: Integer Overflow may be set only when performing integer arithmetic; otherwise it is cleared. The O bit is set if the result of the operation is too large to be represented in the destination or register. It will occur in an integer addition when the sign bits of the two addends are equal, and the sign bit of the result is different from those of the addends. Note that subtraction is an addition of the two's complement of the subtrahend. In multiplication, integer overflow occurs when the destination is not large enough to hold the product. In case of overflow, the S and Z bits are set according to the actual result of the operation, rather than to the theoretical value. The least significant 32 bits of the extended result will be stored in the destination operand.
- IVO : InValid Operation. Eg. executing a square root instruction with a negative argument will cause an invalid operation trap condition.
- DZ: Divide by Zero trap. A division with zero will leave the largest possible value in the destination with the sign of the dividend, unless the dividend is also zero. Zero divided by zero gives a result of zero.
- FU: Floating Underflow will occur if a negative exponent requires more than 9 bits to be represented. A value of zero will be stored in the destination. Other data status bits are set according to final result.
- FO: Floating Overflow will occur in floating arithmetic if the result of an operation is too large to be represented in the NORD-500 floating point format, ie. a signed exponent requiring more than 9 bits. The largest possible floating point value will be stored in the destination, with the correct sign. Other data status bits are set according to final result.
- BO : BCD Overflow. Overflow of the Binary Coded Decimal format. (BCD aritmetic is not yet implemented.)

6.2.2. Tracing status bits

Code	Name	Bit no
SIT BT	single instruction trap	17 18
CT	call trap	19
BPT	breakpoint instruction trap	20

All the tracing status bits are ignorable trap conditions. They are valuable tools for debugging programs and performance evaluation.

- SIT : Single Instruction Trap. This trap condition is caused when the execution of an instruction has terminated. With this trap condition, it is possible to step through a NORD-500 program one instruction at a time.
- BT: Branch Trap condition occurs when the next instruction to be executed may be another than the one immediately following the last executed instruction; ie. after a GO, JUMPG, LOOP or conditional jump instruction. The trap condition occurs even if the test in the conditional jump is false and no jump is made.
- CT : Call Trap condition occurs immediately after execution of a call subroutine instruction.
- BPT : BreakPoint instruction Trap condition occurs when a breakpoint instruction is executed.

If several enabled trace trap conditions occur, the CPU handles the one with the highest priority first. Trace traps are listed from high to low priority in the following order:

> Break Point Trap Call Trap Branch Trap Single Instruction Trap

The tracing status bits are always reset when execution of the next instruction starts, even if they are not trap enabled. This means these bits are used for trapping purposes only, since they will always yield a zero result if explicitly tested.

Code	Name	Bit no.
IOV	illegal operand value	16
ATF	address trap fetch	21
ATR	address trap read	22
ATW	address trap write	23
AZ	address zero access	24
DR	descriptor range	25
IX	illegal index	26
STO	stack overflow	27
STU	stack underflow	28
XSE	index scaling error	32
IIC	illegal instruction code	33
IOS	illegal operand specifier	34
ISE	instruction sequence error	35
PV	protect violation	36
PGF	page fault	38

6.2.3. Instruction and operand reference status bits

These status bits are all trap conditions. Most are ignorable, but STO, STU, XSE, IIC, IOS, ISE and PV are considered so serious that they are defined as non-ignorable. PGF is defined as fatal; it may arise for all instructions. All trap conditions result from the decoding and accessing of instructions and operands.

Non-ignorable and fatal trap condition status bits are always zero when tested from a program, consequently they can be used only for trapping purposes. Ignorable trap condition status bits may be used either for trapping purposes or for explicit program testing (conditional jumps).

6.2.3.1. Ignorable trap conditions

IOV : Illegal Operand Value. Operand values exceeding the legal range, eg. in the bit field and call subroutine instructions, may cause an Illegal Operand Value trap condition. This status bit is set/reset in all instructions where there is given a limit for the operand values.

The NORD-500 has Low Limit (LL) and High Limit (HL) 32-bit registers for protecting program and data. These two registers are compared to the logical program and data address for each memory reference. If the actual logical address referenced is within the area limited below by the LL register and above by the HL register, a trap condition occurs whose type is determined by the current memory reference. (Memory reference type may be fetch, read, or write access.)

ATF : If the current memory reference is a program reference, a reference within the program memory area guarded by the LL and

THE TRAP SYSTEM

HL registers will cause an Address Trap Fetch condition. The ATF status bit is set/reset at the end of each instruction.

- ATR : If the current memory reference is a read reference to the data area guarded by the LL and HL registers, an Address Trap Read trap condition will arise. The ATR bit is set/reset at the end of each instruction.
- ATW : If the current memory reference is a write reference to the area guarded by the LL and HL registers, it will cause an Address Trap Write trap condition. The ATW bit is set/reset at the end of each instruction.
- AZ : Address bits 0-26 equal to zero will cause an Address Zero trap condition. INIT will set PREVB (see chapter on stack management) to zero, causing an AZ trap condition if attempts are made to link to a data block below the bottom of the stack. A jump to segment address zero will also cause an AZ trap condition. Location zero will normally contain the number of routines on a segment, consequently it represents no meaningful instruction. The AZ bit is set/reset for each instruction with memory access.
- DR : Addressing via a descriptor may cause a Descriptor Range trap condition. This occurs if the contents of the index register is negative or greater than the maximum number of elements (length) field of the descriptor. The DR bit is set/reset at the end of all instructions with descriptor addressing. (See section chapter 8.3.12)
- IX: The LIND and CIND instructions allow loading and calculating an array index and check that it does not exceed the array dimensions. If it does, it causes an Illegal indeX trap condition. The IX bit is set/reset by the LIND and CIND instructions.

6.2.3.2. Non-ignorable trap conditions

- STO: When the contents of a new stack pointer in a stack subroutine call is greater than the contents of the TOS (top of stack register), a STack Overflow trap condition occurs. Stack overflow may also occur on execution of the GETB or ENTB instructions if there are no free data blocks of the requested size or larger. The STO status bit is set/reset for each enter stack subroutine and buddy allocation instruction.
- STU: Performing a subroutine return instruction with RETA, PREVB or both equal to zero leads to a STack Underflow trap condition if there is no alternative domain (CAD zero or equal to CED) This status bit is set/reset at each return from a stack subroutine. This trap condition is also used to return control to the operating system when a program terminates (unless it is taken care of locally within the domain where the trap occured).
- XSE : IndeX Scaling Error. The index exceeds 32 bits after post index scaling.
- IIC : Illegal Instruction Code. Undefined code, or privileged instruction with the PIA status bit reset.
- IOS: Illegal Operand Specifier. Constant operands as destination, prefixed argument to call instruction, type conflict between instruction and operands or non-constant number of arguments to call and polynomial instructions.
- ISE: Instruction Sequence Error. Illegal subroutine entry point, illegal jump to another segment, illegal domain call nesting or an entry point instruction encountered not by executing a subroutine call.
- PV : Protect Violation. This trap occurs when the segment access code in the capability table (see chapter 4.2.3) is violated.

6.2.3.3. Fatal trap condition

PGF: PaGe Fault. This trap may be caused by all instructions, and is a signal to the NORD-100 that another page has to be swapped in from backing storage. It will normally cause a process switch, but has no other effect on the program. If a page fault arises with the process switch disabled, it will cause a disable process switch error trap. 6.2.4. Signalling, synchronization and miscellanous status bits

Code	Name B	it no
K	flag	8
PRT	programmed trap	29
PIA	privileged instructions allowed	1
PD	part done	2
IR	instruction reference	3
PSD	process switch disabled	4
DT	disable process switch timeout	30
DE	disable process switch error	31

- K : Flag. The flag bit is used for signalling purposes. There are special instructions for setting, resetting and testing this condition. The K flag is also used by instructions using descriptor addressing (see chapter 8.3.12) to indicate that the last element in the array is accessed and in string instructions to indicate termination conditions. All other instructions leave the K bit unchanged.
- PRT : PRogrammed Trap. A process in the NORD-500 may interrupt another process by setting the second process' programmed trap status bit, which acts as a trap condition for this purpose. If the PRT trap is enabled the trapped process will immediately be interrupted and its trap handler invoked. If the process is not in the active state, as soon as it becomes active the trap will occur. If the process swith is disabled in the machine where the trapped process resides, the trap will occur as soon as the process switch is enabled. The PRT bit is set through monitor calls. A process may trap itself by setting the PRT bit in the status register.
- PIA : Privileged Instructions Allowed. Privileged instructions can only be executed when this bit is set; other attempts to execute privileged instructions will cause an illegal instruction code trap condition. This bit may not be changed by instructions, and is defined in the domain information table. Currently there are no privileged instructions.
- PD : Part Done. This bit is used by the microprogram in long interruptable instructions to indicate if the instruction is to be restarted, eg. after page fault in string instructions.
- IR : Instruction Reference. This is used by the paging system microprogram to indicate if there was a page fault on an instruction or on a data reference.

The NORD-500 is protected against bad synchronization procedures. Synchronization procedures can execute with the process switch disable status bit set. If this bit is set for more 256 microcycles, a process switch timeout trap condition occurs. Most simple instructions, like load, store, and simple arithmetic executes in one microcycle per operand specifier. When executing with process switch disable set, non ignorable traps (such as page fault) that require process switching must not occur. If they do occur, they cause a disable process switch error trap condition.

- PSD : Process Switch Disabled. The process switch disable bit is only modifiable by the SOLO and TUTTI instructions.
- DT : Disable process switch Timeout. Occurs if the process switch has been disabled for more than 256 microcycles.
- DE : Disable process switch Error. Occurs if a non-ignorable process switch (like page fault) occurs while the process switch is disabled.

6.2.5. NORD-500 system error status bits

Code	Name	Bit no.
MOR	memory address out of range	37
PWF	power failure	39
PRF	processor fault	40
MSE	memory system error	41
CPE	cache parity error	42
MME	memory management system error	43

The system error status bits are all fatal CPU traps. On detection they are reported directly to the NORD-100 CPU.

- MOR : Memory address Out of Range occurs when an address of nonexistent physical memory is presented to the memory management system.
- PWF : PoWer Failure.
- PRF : PRocessor Fault. This is a fatal hardware error, caused by failure of hardware or microprogram.
- MSE : Memory System Error. This means that there is a data error that cannot be corrected by the verification bits of primary memory.
- CPE : Cache Parity Error.
- MME : Memory Management system Error.

6.2.6. Addressing traps

In the instruction descriptions, the term addressing traps is used as a common name for all traps that may occur during operand fetching or instruction addressing. Most instructions may cause these traps, which include:

Address	Trap Fetch	Descriptor Range trap
Address	Trap Read	Illegal indeX
Address	Trap Write	IndeX Scaling Error
Address	Zero trap	Illegal Operand Specifier
Protect	Violation	-

6.2.7. Status bits survey

The first column indicates the trap type using the following abbreviations:

- S status bit, no corresponding trap condition
- I ignorable trap
- N non ignorable trap
- F fatal CPU error

The second column indicates whether the status bit is modifiable by software.

The third column indicates whether the trap is handled before, during, or after the current executing instruction:

- Before : The instruction has not stored any results before the trap occurs. If the execution of the program may be resumed after handling the trap, the instruction will have to be executed once more. The P register and the "address of the instruction causing the trap" location in the trap handler local data area are of equal value.
- During : This is the same as "Before" except for some instructions partially executed before the trap occurs and which may continue after being restarted. (String, block move and fill, call, enter, and return instructions) Instructions with one destination operand will not have stored a result, but destinations in multiple destination operand instructions have unpredictable values. If the instruction is to be restarted the trap handler <u>should not modify</u> any of the arithmetic registers.
- After : The instruction causing the trap is completed and results stored before the trap occurs. If the execution of the program is resumed after the trap the next instruction is executed. The P register contains the address of the next instruction; the "address of the instruction causing the trap" location in the trap handler local data area contains the address of the instruction causing the trap.

Trap typex Modifiable(M)x Trap handled before(B),during(D),or after(A)x					
Bit no.	Name	Code			
0 1 2 3	not used privileged instruction allowed part done instruction reference	PIA PD IR	S S S		
4 5 6 7	process switch disable zero carry sign	PSD Z C S	S S S	M M M	
8 9 10 11	flag overflow not used invalid operation	K O I V O	S I I	M M M	A A
12 13 14 15	divide by zero floating underflow floating overflow BCD overflow	DZ FU FO BO	I I I I	M M M	A A A A
16 17 18 19	illegal operand value single instruction trap branch trap call trap	IOV SIT BT CT	I I I I	M M M	A A A A
20 21 22 23	breakpoint instruction trap address trap fetch address trap read address trap write	BPT ATF ATR ATW	I I I I	M M M M	B A A A
24 25 26 27	address zero access descriptor range illegal index stack overflow	AZ DR IX STO	I I I N	M M M M	A D A D
28 29 30 31	stack underflow programmed trap disable process switch timeout disable process switch error	STU PRT DT DE	N I N N	M M	D B A A
32 33 34 35	index scaling error illegal instruction code illegal operand specifier instruction sequence error	XSE IIC IOS ISE	N N N N		ם ס ס
36 37 38 39	protect violation memory out of range page fault power fail	PV Mor Pgf Pwf	N F F		D D D A
40 41 42 43	processor fault memory system error cache parity error memory management system error	PRF MSE CPE MME	Ч Ч Ч		D D D D

44-63 not used

والموصوفة والمحاجب والمراجع والمتعاص والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع

and service and a service of the

يستجار بالتاب والمرجع المراجع والمرجع والمراجع والمرجع المرجع فالمرجع

7. DATA TYPES

7.1. Introduction

In the NORD-500 programs and data are always stored in separate logical address spaces, referred to as the program memory and the data memory. Instructions are always stored in the program memory and operands usually in the data memory. Because the program memory functions as a read-only memory during program execution, instructions are protected from alteration.

- 48 -

Most instructions perform operations on operands. There are three categories of operands:

Variable operands residing in data memory Constants residing in program memory, as a part of the instruction using them Register operands

7.2. Data types

The NORD-500 instruction set handles several basic data types: Bit, byte, halfword, word, float, doublefloat and binary coded decimal, abbreviated as BI, BY, H, W, F, D and BCD respectively. (BCD is not yet implemented.) Operations may also be performed on bit fields of varying lengths. In addition there are instructions allowing operations on arrays of BI, BY, H, W, F and D data. A large number of string instructions allow easy manipulation of character strings (byte arrays).

7.2.1. Bit

As the NORD-500 is a byte addressable machine, a bit is specified by its byte address. The specified bit is the rightmost bit (bit 0, the least significant bit) in the addressed byte. By post indexing or special instructions, it is possible to address bits other than bit zero.

An operand of type bit is a single bit, which is always treated as unsigned. The GETBF (get bit field) and PUTBF (put bit field) instructions operate on variable length (1 to 32 bits) bit fields. Note that these instructions treat the bit fields as signed quantities, even if they are only one bit long. DATA TYPES

7.2.2. Byte

:	7	0	:
_			-

A byte is 8 contiguous bits starting at any byte boundary. The bits are numbered from the right, 0 to 7. Bit 0 is the least significant. A byte may be interpreted both as a signed and an unsigned integer. Signed byte values are in the range -128 to +127, represented in two's complement form. Unsigned byte values are in the range 0 to 255. Unsigned values may be interpreted as characters in any 8 bit (or less) character set, and instructions are available to set, check or clear the parity bit (bit 7) of a byte.

7.2.3. Halfword

: 15 0 :

A halfword is 2 contiguous bytes, 16 bits, starting at any byte boundary. The bits are numbered from the right, 0 to 15. Bit 0 is the least significant. Like a byte, a halfword may be interpreted either as a signed or unsigned integer, in the range -32768 (-(2**15)) to +32767 ((2**15)-1) in two's complement form, or 0 to 65535 ((2**16)-1) respectively.

7.2.4. Word

: 31 0 :

A word is 32 bits, or 4 contiguous bytes, starting at any byte boundary. It may be used as an unsigned integer in the range 0 to 4294967295 ((2**32)-1) or as a two's complement integer in the range -2147483648 (-(2**31)) to +2147483647 ((2**31)-1).

7.2.5. Single precision floating point

-	***************************************							
:	31	:	30	22	:	21	0	:

sign : exponent : mantissa

A single precision floating point number is represented by a mantissa of 22+1 bits, a binary exponent of 9 bits with a bias of 256 and a sign bit. The range is $10^{**}(-76)$ to 10^{**76} with an accuracy of approximately 7 decimal digits. Zero is represented as all bits zero. Minus zero (all but bit 31 zero) is interpreted as zero; minus zero will, however, never be returned as the result of a floating point operation.

7.2.6. Double precision floating point

: 63	:	62	54	:	53	0	 :

sign : exponent : mantissa

A double precision floating point number is represented by a mantissa of 54+1 bits, a binary exponent of 9 bits with a bias of 256 and a sign bit. The range is $10^{**}(-76)$ to 10^{**76} , with an accuracy of approximately 16 digits. Zero is represented as all bits zero. Minus zero (all but bit 63 zero) is interpreted as zero; minus zero will, however, never be returned as the result of a floating point operation.

Floating point numbers are always normalized, - ie. the most significant bit in the mantissa is always one. It is therefore unneccessary to represent this bit explicitly. For single and double floating point numbers there is always one hidden bit in the mantissa, called the implicit bit. This is always assumed to be one, unless all bits in the exponent are zero. It is used in the arithmetic and removed from the result, thereby giving one more bit of precision. This is the reason why the length of the mantissa is expressed in terms of "+1".

The value of a floating point number is

S * 2**e * M if e >< -256 0 if e = -256 (exponent bits all zero)

where S is the sign, with the value -1 if the sign bit is set and 1 if the sign bit is reset. e is the value of the 9 bit exponent (taken as an unsigned number) minus 256. Thus the range of e is $-255 \le e \le 255$. M is the mantissa interpreted as a binary fraction with the decimal point to the left of the implicit bit, giving a range of M of 0.5 <= M < 1. DATA TYPES

Examples:

1 (implicit bit)

v

-1.0	=	1	10000001	000000000000000000000000000000000000000	Ξ	-1*2**(257-256)*0.5
12.75	=	0	100000100	100110000000000000000000000000000000000	ŧ	1 * 2**(260 - 256)*0 . 796875
0.5	Ξ	0	10000000	000000000000000000000000000000000000000	=	1*2**(256-256)*0.5
0.375	=	0	011111111	100000000000000000000000000000000000000	Ξ	1*2**(255-256)*0.75
-5.0	Ξ	1	100000011	010000000000000000000000000000000000000	=	-1*2**(259-256)*0.625
0.0	=	0	00000000	000000000000000000000000000000000000000		(special case)

7.2.7. Floating point rounding

After a floating point operation, the result is normalized and the full mantissa is checked for rounding. Rounding up is done by adding one to the least significant bit of the mantissa, rounding down is done by ignoring bits beyond the least significant bit. The bits affecting the rounding are labeled

L	-	least significant bit of that part of
		the full mantissa which goes into
		a float or double float mantissa
G		the bit nearest L to the right
ŝ		the result of an OR operation of all
~		bits to the right of G
		: L : G : S :

if G=1 and (S=1 or L=1) then add one to the least significant bit of mantissa endif

Fig. 7.1 Floating point rounding

The effective result is equivalent to rounding up when the last decimal digit is larger than 5, rounding down if it is less than 5. If the last decimal digit is equal to 5, the rounding up or down is determined by the L bit, causing round off errors to take both positive and negative values in order to partially self-compensate in long computations.

7.2.8. Descriptor

A descriptor is used for addressing arrays and strings (byte arrays) through the DESC prefix. The descriptor consists of 8 bytes, the first four containing the length of the array, the last four containing the address of element number zero.

:	bytes	0	to	3	:	bytes	4	to	7		:
	Number o	of e	leme	nts	:	Address	of	elem	ent	0	

The hardware will compare the first half of the descriptor against the value of the index register used. Illegal indexing will be trapped as a Descriptor Range error (DR). Indexing is assumed to range from zero upwards; thus, index values below zero or larger or equal to the number of elements are illegal.

7.3. Data formats in main memory

Data are stored in memory in various ways depending on their type. The basic unit in the NORD-500 memory is byte. In data types which consist of more than one byte, the bytes are numbered left to right. The bits in a single element of a data type are numbered right to left. The leftmost bit is the most significant bit.

Please note that post indexing always counts the elements from the left, even if the data type is bit.

: byte0 : byte1 : byte2 : byte3 :

When addressing with byte, halfword, or word displacement part, the calculated address is the address of the leftmost (lowest numbered or most significant) byte. Addressing with short address codes is either B or R relative and has word as the displacement unit. The memory must then be looked on as if the basic unit is word, and the data object must be located on a word boundary. The calculated address is the leftmost byte of the word. When addressing with short word displacement, the byte displacement is 4 * word displacement. (This is taken care of by the assembler and will be of little concern to the programmer.)

An array is addressed by its zeroth element, a multi-dimensional array by the element having all indexes zero. This may be a "virtual" element, in case the range of valid index values does not include zero, or the array may actually start at a lower address if negative indexes are allowed.

DATA TYPES

Most multi-operand instructions require operands to be of the same type. The operands will be addressed as such, which may cause unexpected results. If, for example, a byte is addressed as a word, the intended byte and the following three bytes in memory will be used as if it were a word sized data item.

- BIT: The rightmost bit of a byte, specified by the byte address.
- BYTE: 8 contiguous bits, starting at any byte boundary.
- HALFWORD: 16 contiguous bits (2 bytes), starting at any byte boundary and addressed by the leftmost byte.
- WORD: 32 contiguous bits (4 bytes), starting at any byte boundary and addressed by the leftmost byte.
- FLOAT: 32 contiguous bits (4 bytes), starting at any byte boundary and addressed by the leftmost byte.
- DOUBLE FLOAT: 64 contiguous bits (8 bytes), starting at any byte boundary and addressed by the leftmost byte.
- DESCRIPTOR: 64 contiguous bits (8 bytes), starting at any byte boundary and addressed by the leftmost byte.

Fig. 7.2 Data formats in main memory

7.4. Data in registers

Data may be stored temporarily in the registers in the NORD-500 CPU register block. Integer data types, ie. BI, BY, H and W data, may be stored in the four Integer registers (In, n=1,2,3,4). Floating point data types, ie. F and D data, may be stored in the four floating point Accumulators (An, n=1,2,3,4). The floating point accumulators may be extended with the Extension registers (En, n=1,2,3,4) for double precision floating point data. Data is stored in the registers as shown in the figure below.

The In accumulators are named BIn, BYn, Hn and Wn when used for BIt, BYte, Halfword, or Word operations. (n=1,2,3,4)

The An accumulators are named Fn when used as single precision registers. The (An,En) double registers are named Dn when used as double precision floating point registers.

A common name for BIn, BYn, Hn, Wn, Fn and Dn is Rn. Rn may be used when referencing a register where the type is determined by the context.

31		0			
:	I1 I2 I3 I4	:::::::::::::::::::::::::::::::::::::::		nteger a r Index	accumulators registers
31		0 31		0	
:	A1 A2 A3 A4	; : : :	E1 E2 E3 E4	:	Floating point accumulators and Extension registers A=E=32 bits D=64 bits

Fig. 7.3 Arithmetic registers

------:

DATA TYPES



Fig. 7.4 Data in registers

When using the integer registers for BIt, BYte and Halfword, the unused upper part of the register is always zero-filled rather than sign-extended when data is loaded into the register.

When single float data is stored in one of the Fn registers, ie. An, the corresponding En register remains unchanged.

٠

OPERAND SPECIFIERS AND ADDRESSING

8. OPERAND SPECIFIERS AND ADDRESSING

8.1. Introduction

An instruction consists of an instruction code and zero or more operand specifiers. The general instruction format is shown in the figure below:

		-:-									
:	Instruction Code	:	Operand Specifier	:	Operand Specifier	:	Operand Specifier	:	•••	:	

1 or 2 bytes Zero or more operand specifiers, each 1 to 9 bytes

Fig. 8.1 Instruction format

The instruction code specifies the operation to be performed and the operand data types. The operand specifier names the data to be worked on. This chapter describes the different formats of the operand specifier. The next chapter gives details of the instruction code.

In many NORD-500 instructions one of the integer registers or one of the floating point registers are used as argument or result. The two lower bits of the instruction code then specify the register number, a floating point or double precision floating point register (Fn or Dn) when the data type is floating or double floating and an integer register (In) when the data type is integer.
8.2. General and direct operands

8.2.1. Introduction

An operand specifier designates the data for an instruction to work on. If an instruction requires several operands, a corresponding number of operand specifiers follow the instruction code.

: prefix(es) : address code : data part :

Fig. 8.2 Operand specifier format

The length of an operand specifier may be one to nine bytes.

Operand specifiers are divided into general operand specifiers and direct operand specifiers. The interpretation of a general operand is determined by an address code, data part and optional prefix(es). The interpretation of a direct operand depends on the instruction; the operand may only have a data part, no prefix or address code.

The instruction determines whether a general or a direct operand should be used. Instructions using direct operands are mentioned in 8.4; all others use general operands. Direct operands are used most places where the operand value has to be a constant of a specific type, and the operand value can be determined unambigously as the contents of the succeeding bytes.

The notational conventions used in this manual to indicate general and direct operands are explained in Appendix C. Operand names are chosen to give more information about the specific operand in use, eg. <source>.

The following table describes the structure of operand specifiers in relation to general and direct operands. The blank part of the table indicates that there are no prefixes or addressing codes for direct operands and no prefixes for constant and register general operands. All general operands have an address code.



Operand specifier

Fig. 8.3 Operand specifier structures



Fig. 8.4 Operand specifier layout

8.2.2. General operands

A general operand consists of the address code, the data part and possibly a prefix.

The Address Code

The address code is either 2 bits or 1 byte long. It indicates both the address <u>mode</u>, of which there are 10 types, and the <u>length</u> of the data part, of which there are 6. Combinations of address <u>modes</u> and data part <u>lengths</u> give 28 different address codes.

The table below lists the data part length specifiers (in the NORD-500 assembler notation), names and sizes. Note that :W and :F are different assembly notations for the same operand specifier format.

:S	-	short	6	bits
:B	-	byte	1	byte
:H	-	halfword	2	bytes
:W	-	word	4	bytes
:F	-	floating	4	bytes
:D	-	double float	8	bytes

Fig. 8.5 Data part length specifiers

Normally the NORD-500 assembler will select the optimal displacement size. It is possible, however, to force a particular (larger) size of displacement by following the operand specifier by either :S, :B, :H, :W, :F or :D. (The last two applies to constants only.) In examples shown, a data part length specifier is used only when forcing a non-default data part length.

The following table shows the 10 address modes and the 6 data part length specifiers. Legal combinations are marked with +. Note that post index is abbreviated as P.I.

Address mode	Data	part	len	gth spe	ecifi	er	No	data	part
	:S	:B	:H	:W	:F	:D			
1. LOCAL	+	+	+	+					
2. LOCAL P.I.		+	+	+					
3. LOCAL INDIRECT		+	+	+					
4. LOCAL INDIRECT P.I.		+	+	+					
5. RECORD	+	+	+	+					
6. PRE INDEXED		+	+	÷					
7. ABSOLUTE				+					
8. ABSOLUTE P.I.				+					
9. CONSTANT	+	+	+	+	+	+			
10.REGISTER								+	
Operand specifier prefix	:								
DESCRIPTOR								+	
ALTERNATIVE								+	

Fig. 8.6 NORD-500 address modes

Most address codes contain '11' in the leftmost two bits. The remaining six bits in the byte then specify the code.

However, in 3 special cases the leftmost two bits are '00', '01' or '10'. These are the <u>short</u> address codes (:S in the table) and the two bits alone indicate both length and mode. The remaining six bits are then taken as the data part, so that the complete operand specifier occupies only one byte.

The Data Part

The last part of the operand specifier, the data part, may be from six bits (for short data parts) to 8 bytes (for double word data parts). The data part contains an address, a displacement or a constant. The register address mode has no data part since the register number is contained in the address code.

Addresses are always word sized. Short, byte and halfword displacements are always treated as unsigned values.

The displacement unit is always bytes, except for short displacements, where the unit is words. The range for short displacement is consequently 0..63 word from the record or base registers, and the addressed data object must be located an integral number of words from the register referred.

Prefixes

All address codes except constant and register may include prefixes as the first 1 or 2 bytes. These are used in two special cases where the operand specifier does not point to the operand itself. Such an operand specifier may point to an array descriptor or to an operand on an alternative domain. The prefixes are followed by the operand specifiers.

The only allowed two-prefix combination is when an operand points to an array descriptor referring to an alternative domain, written as ALT(DESC(<operand>)(Rn)). Only the last data access then goes to the alternative domain; the descriptor itself is accessed in the current domain.

8.2.3. Post Index

Post index is used in the local post indexed, the local indirect post indexed, absolute post indexed and the descriptor addressing modes.

Post indexed addressing means that the index register holds the address of the operand element relative to the start of the addressed structure. In NORD-500 the index is always a logical index giving the element number in the array, regardless of the element size. Accessing the next element in the structure is done by incrementing the index register by one.

Hardware will multiply the logical index with a data type dependent factor, the post index scaling factor. The result gives the physical index. The post index scaling factor is the number of bytes used to represent the data type in question. The post index scaling factor is 1/8 (BI), 1 (BY), 2 (H), 4 (W), 4 (F), 8 (D) and 8 (descriptor). The physical index is added to the base address of the structure in order to get the address of the operand. Note that the index is signed.

8.3. Survey of addressing modes

The first column lists the different groups of addressing modes in the assembler notation for displacements and the name of the displacement. The second column lists the algorithm used for determining the effective address (ea) of the operand or the operand itself. The third column lists the address code. (Abbreviations are explained in Appendix C.)

		Hex code	Octal code
LOCAL B. <displ> :S short displacement</displ>	ea=(B)+d ^{#4}	040H+xx	100B+xx
B. <displ> :B byte displacement</displ>	ea=(B)+d	OC1H	301B
B. <displ> :H halfword displacement</displ>		OC2H	302B
B. <displ> :W word displacement</displ>		OC3H	303B
LOCAL, POST INDEXED B. <displ> (Rn) :B byte displacement</displ>	ea=(B)+d+p*(Rn)	OD4H+y	324B+y
B. <displ> (Rn) :H halfword displacement</displ>		0D8H+y	330В+у
B. <displ> (Rn) :W word displacement</displ>		0DCH+y	334В+у
LOCAL INDIRECT IND (B. <displ> :B) byte displacement</displ>	ea=((B)+d)	0C5H	305B
IND (B. <displ> :H) halfword displacement</displ>		OC6H	306B
IND (B. <displ> :W) word displacement</displ>		0C7H	307B

LOCAL INDIRECT, POST INDEX	ED		
IND (B. <displ> :B) (Rn) byte displacement</displ>	ea=((B)+d)+p*(Rn)	ОЕЧН+у	344В+у
IND (B. <displ> :H) (Rn) halfword displacement</displ>		OE8H+y	350B+y
IND (B. <displ> :W) (Rn) word displacement</displ>		OECH+y	354B+y
RECORD R. <displ> :S short displacement</displ>	ea=(R)+d*4	080H+xx	200B+xx
R. <displ> :B byte displacement</displ>	ea=(R)+d	OC9H	311B
R. <displ> :H halfword displacement</displ>		OCAH	312B
R. <displ> :W word displacement</displ>		OCBH	31 3 B
<u>PRE-INDEXED</u> Rn. <displ> :B byte displacement</displ>	ea=(Rn)+d	OF4H+y	364B+y
Rn. <displ> :H halfword displacement</displ>		of8H+y	370B+y
Rn. <displ> :W word displacement</displ>		OFCH+y	374В+у
ABSOLUTE <address></address>	ea=a	OC4H	304B
ABSOLUTE, POST INDEXED <address> (Rn)</address>	ea=a+(Rn)*p	0E0H+y	340B+y

CONSTANT			
<constant> :S</constant>	op=c	000H+xx	000B+xx
short constant			
<constant> :B</constant>		OCDH	315B
byte constant			
<constant> :H</constant>		OCEH	316B
halfword constant			
<constant> :W , <constant></constant></constant>	• :F	OCFH	317B
word constant, floating po	oint constant		
<constant> :D</constant>		OCCH	314B
double floating point cons	stant		
REGISTER			
Rn	op=(Rn)	ODOH+y	320B+y
DESCRIPTOR			
DESC (<descriptor>) (Rn)</descriptor>	ea=A+p#(Rn)	OFOH+y	360B+y
(Rn)+1=:Rn			
if (Rn) > descriptor.lengt	ch then		
endif			
<pre>if (Rn) >= descriptor.leng 1=:status.flag</pre>	th then		
endif			
ALTERNATIVE			
ALT (<operand>)</operand>		OC8H	310B
The address (ea) is refere	enced on the alterna	tive domain.	

Parameter access is required on the referenced segment in the alternative domain.

8.3.1. Local addressing

Assembly	Name	Hex	Octal
notation		code	code
B. <displ></displ>	local		
B. <displ>:S</displ>	local, short displacement	040H+xx	100B+xx
B. <displ>:B</displ>	local, byte displacement	0C1H	301B
B. <displ>:H</displ>	local, halfword displacement	0C2H	302B
B. <displ>:W</displ>	local, word displacement	0C3H	303B

ea = (B)+d

The local addressing mode is addressing relative to the base register B. This register is meant to hold the address of the beginning of the local variables of a routine, hence the name local addressing.

The effective address is calculated by adding the value of the displacement to the content of the base register.

Short displacement part with a displacement unit of word is legal, in addition to byte, halfword and word displacement parts with the displacement stored in 1, 2, or 4 byte(s) after the address code, displacement unit byte. Displacement values are treated as unsigned.



Fig. 8.7 Local addressing

Example:

:-----: : 034B : BY1 =: : 302B : B.400B B: : 1000B : : 001B : : 000B : : -----: : 000B : : -----: ea = (B)+d = 1000B+400B = 1400B

Octal Hexadecimal

: O1CH : BY1 =: : O1CH : BY1 =: : OC2H : B.0100H B: 0200H : : O01H : : O00H : : O00H :

ea = (B)+d = 0200H+0100H = 0300H

8.3.2. Local, post indexed addressing

Assembly notation	Name	Hex code	Octal code
B. <displ>(Rn)</displ>	local, post indexed		
B. <displ>(Rn):B</displ>	local, post indexed,	OD4H+y	324B+y
B. <displ>(Rn):H</displ>	local, post indexed,	OD8H+y	330B+y
B. <displ>(Rn):W</displ>	local, post indexed, word displacement	ODCH+y	334B+y

 $ea = (B)+d+p^{*}(Rn)$

A local post indexed address is calculated by adding the displacement, the content of the B register and the content of the index register multiplied by the post index scaling factor. See the section on post indexing.



Fig. 8.8 Local, post indexed addressing

Example:

:: : 021B : :: : 332B : :: : 000B :	BI2 := B.170(R3):H	B:	: 10000B :
:: : 170B :		R3:	:: : 400B :
::			***********

 $ea = (B)+d+p^{\ddagger}(Rn) = 10000B+170B+400B/10B = 10230B$

Octal

Hexadecimal

: 011H : : 011H : : 0DAH : : 000H :	BI2 := B.078H(R3):H	В:	:: : 01000H : ::
:: : 078H :		R3:	: 0100H :

 $ea = (B)+d+p^{*}(Rn) = 01000H+078H+0100H/08H = 01098H$

8.3.3. Local indirect addressing

Assembly	Name	Hex	Octal
notation		code	code
IND(B. <displ>)</displ>	indirect		
IND(B. <displ>:B)</displ>	indirect, byte displacement	0С5Н	305B
IND(B. <displ>:H)</displ>	indirect, halfword displacement	0С6Н	306B
IND(B. <displ>:W)</displ>	indirect, word displacement	0С7Н	307B
ea = ((B)+d)			

The value of the unsigned displacement is added to the local base register and this sum forms the address of a word which holds the address of the operand. Subroutine arguments are usually accessed by local indirect addressing.



Fig. 8.9 Local indirect addressing

Example:

:: : 133B :	F4 +		
::			::
: 305B :	IND(B.120B:B)	B:	: 400B :
::			::
: 120B :		520B:	: 1000B :
::			::

ea = ((B)+d) = (400B+120B) = 1000B

Octal

Hexadecimal

:: : 05BH :	F4 +		
::			::
: OC5H :	IND(B.050H:B)	B:	: 0100H :
::			::
: 050H :		0150H:	: 0200H :
::			::

-

ea = ((B)+d) = (0100H+050H) = 0200H

Ş	3.3.	4.	Local	indirect,	post	indexed	address	ing
-								

Assembly	N.	Hex	Octal
notation	Name	code	code
IND(B. <displ>)(Rn)</displ>	indirect, post indexed		
IND(B. <displ>:B)(Rn)</displ>	indirect, post indexed, byte displacement	0E4H +y	344B+y
IND(B. <displ>:H)(Rn)</displ>	indirect, post indexed, halfword displacement	OE8H+y	350B+y
IND(B. <displ>:W)(Rn)</displ>	indirect, post indexed, word displacement	0ECH+y	354B+y

 $ea = ((B)+d) + p^{*}(Rn)$

The address is calculated by adding the unsigned displacement of the address code to the content of the base register. This sum is interpreted as an address. The content of the word with this address is added to the content of the specified register multiplied by the post index scaling factor. This sum is the address of the operand. Subroutine array arguments are usually accessed with local indirect, post indexed addressing.



Fig. 8.10 Local indirect, post indexed addressing

Example:

		::
H4 :=	В:	: 600B :
IND(B.60B)(R4)	660B:	2000B :
	R4:	150B :
	H4 := IND(B.60B)(R4)	H4 := B: IND(B.60B)(R4) 660B: R4:

 $ea = ((B)+d)+p^{*}(Rn) = (660B)+2^{*}150B = 2000B+320B = 2320B$

Octal

Hexadecimal

::			:-	:
: 00BH :	H4 :=	B:	:	0180H :
::			:-	:
: OE7H :	IND(B.030H)(R4)	0160H:	:	0400H :
::			:-	:
: 030H :		R4:	:	068H :
::			:-	

 $ea = ((B)+d)+p^{*}(Rn) = (0160H)+2^{*}068H = 0400H+0D0H = 04D0H$

8.3.5. Record addressing

Assembly	Name	Hex	Octal
notation		code	code
R. <displ></displ>	record		
R. <displ>:S</displ>	record, short displacement	080H+xx	200B+xx
R. <displ>:B</displ>	record, byte displacement	0C9H	311B
R. <displ>:H</displ>	record, halfword displacement	OCAH	312B
R. <displ>:W</displ>	record, word displacement	0CBH	313B

ea = (R)+d

The address of the operand is calculated by adding the displacement to the content of the record register (R).



Fig. 8.11 Record addressing

Example:

: -----: : 034B : BY1 =: : 312B : R.400B R: : 1000B : : 001B : : 000B : : -----:

ea = (B)+d = 1000B+400B = 1400B

Octal

Hexadecimal

:-----: : 01CH : BY1 =: : 0CAH : R.0100H R: : 200H : : 001H : : 000H : : 000H : : -----: : 000H : : -----: : 000H : : -----:

8.3.6. Pre indexed addressing

Assembly notation	Name	Hex code	Octal code
Rn. <displ></displ>	pre indexed		
Rn. <displ>:B</displ>	pre indexed,	OF4H+y	364B+y
Rn. <displ>:H</displ>	byte displacement pre indexed, halfrand displacement	OF8H+y	370B+y
Rn. <displ>:W</displ>	pre indexed, word displacement	OFCH+y	374B+y

ea = (Rn)+d

The contents of the index register specified in the address code is added to the unsigned displacement of the address code. This sum is taken as the address of the operand.



Fig. 8.12 Pre indexed addressing

Example:

:: : 165B : : 372B : : 001B : : 000B : :: ea = (Rn)-	D2 * R3.400B +d = 10000B+400B = 104	R3: 00B	:: : 10000B : :
Octal			
Hexadecim	al		
:: : 075H : :: : 0FAH : :: : 001H : :: : 000H :	D2 * R3.0100H	R3:	:: : 01000H : ::

ea = (Rn)+d = 01000H+0100H = 01100H

•

8.3.7. Absolute addressing

Assembly	Name	Hex code	Octal code
<label></label>	absolute addressing	ос4н	304B

ea = a

When the address code is equal to 304B, 0C4H, the four bytes following the address code are taken as the address of the operand.



Fig. 8.13 Absolute addressing

Example:

: 165B : D2 * : 304B : 2002044522B : 020B : : 010B : : 111B : : 122B :

ea = 2002044522B

Octal

Hexadecimal

```
: 075H : D2 *

: 075H : D2 *

: 0C4H : 010084952H

: 010H :

: 010H :

: 008H :

: 049H :

: 052H :

: 052H :
```

ea = 010084952H

8.3.8. Absolute, post indexed addressing

Assembly notation	Name	Hex code	Octal code
<label>(Rn)</label>	absolute, post indexed	OEOH+y	340B+y
• (-)			

 $ea = a + p^*(Rn)$

The four bytes following the address code are taken as the base address. An absolute, post indexed address is then the content of the index register multiplied by the post index scaling factor and added to the word integer following the address code giving the effective address.



Fig. 8.14 Absolute, post indexed addressing

Example:

.

: 020B	: W1 :=		
: 341B	2000B(R2)	R2:	200B :
: 000B	•		
: 000B			
: 004B	•		
: 000B	•		

 $ea = a+p^{*}(Rn) = 2000B+4^{*}200B = 3000B$

Octal

Hexadecimal

:: : 010H :	W1 :=			
: OE1H :	0400H(R2)	R2:	:	080H :
: 000H :			•	•
: 000H :				
: 004H :				
: 000H :				
ea = a+p*	(Rn) = 0400	H+4*080H	= 0600H	

8.3.9. Constant operand addressing

News	Hex	Octal.
Name	code	coue
general constant		
short constant	000H+xx	000B+xx
byte constant	OCDH	315B
halfword constant	OCEH	316B
word constant	OCFH	317B
floating point constant	OCFH	317B
double floating point constant	OCCH	314B
	Name general constant short constant byte constant halfword constant word constant floating point constant double floating point constant	NameHex codegeneral constantcodegeneral constant000H+xxshort constant0CDHhalfword constant0CEHword constant0CFHfloating point constant0CFHdouble floating point constant0CCH

op = data part of operand specifier

The data to be operated on is a part of the operand specifier. It resides in the program memory and can not be modified by any instruction. The value of the operand may have a length of six bits, one, two, four or eight bytes.

Constant operands are illegal for all write instructions, eg. store, swap, or shift instructions, and as the destination operand(s) for multi-operand instructions. They are also illegal as subroutine arguments, as they have no address in data memory.

Note that word and floating point constants have the same address code.

Assembly notation		byte0	byte1	byte2	byte3	byte4
150B:B	Octal: Hex:	315B OCDH	150B 068H			
1200000 :W	Octal: Hex:	317B OCFH	000B 000H	022B 012H	117B 04FH	200B 080H
12B : S	Octal: Hex:	012B 00 A H				
6400H:H	Octal: Hex:	316B OCEH	144B 064H	000B 000H		

Fig. 8.15 Example of constants

The instruction code decides the interpretation of the operand addressed by the operand specifier. This may produce conflicts between the operand interpretation and the size of the data part of constant operands. These are solved by sign extension or data conversion if possible, done automatically by hardware. If no conversion is meaningful an illegal operand specifier trap condition occurs.

The the following abbreviations are used in the table.

- ILLEGAL OPERAND SPECIFIER TRAP CONDITION
- bit zero of constant is operand
- sign extended (unless instruction calls for unsigned)
- convert to float
- convert to double float
- no conversion required
- 32 least significant bits zero filled
- general operand with constant type

Constant operand type

Instruction operand type	<c>:S</c>	<c>:B</c>	<c>:H</c>	<c>:W</c>	<c>:F</c>	<c>:D</c>
BI BY H W F	BZ SX SX SX CF	<u>IOS</u> NC SX SX CF	<u>IOS</u> IOS NC SX CF	IOS IOS IOS NC NC	IOS IOS IOS NC NC	$\frac{10S}{10S}$ $\frac{10S}{10S}$ $\frac{10S}{10S}$
D	CDF	CDF	CDF	32LZ	32LZ	NC

Fig. 8.16 Treatment of constants as operands

8.3.10. Register addressing

Assembly		Name	Hex code	Octal code
Rn	(n=14)	Register	0D0H+y	320B+y

One of the registers may be the operand of an instruction. If the data type of an instruction is integer or it does not contain a data type specification, one of the integer registers is taken as the operand. If the data type of the instruction is float or double float, one of the float or double float registers is taken as the operand.

A register operand is not legal in the argument list of a CALL or CALLG instruction, or as destination in the BMOVE instruction.

8.3.11. Alternative addressing

Assembly notation	Name	Hex Oct code coo	
ALT(<operand>)</operand>	alternative domain addressing	OC8H	310B

- 84 -

With this operand specifier prefix, it is possible to address operands on the alternative domain of the process. Parameter access to the segment on the alternative domain is required. See the memory management section for further explanation of domain, alternative domain and parameter access. <operand> can be any operand specifier that does not contain a new ALT operand specifier prefix. If the operand specifies indirect addressing, the indirect address is taken from the current addressing domain. If the operand specifies descriptor access, the descriptor is taken from the current addressing domain. Only the last memory access which actually fetches the data goes to the alternative addressing domain.

8.3.12. Descriptor addressing

Assembly notation	Name	Hex code	Octal code
DESC(<operand>)(Rn)</operand>	descriptor	OFOH+y	360B+y

ea = A + p*(Rn), A = contents of second word of <operand>

<operand> is the address of a descriptor, and it can be any operand specifier not containing an operand specifier prefix. <operand> may be post indexed, in which case the post index scaling factor p is 8 (the size of a descriptor). The post index scaling factor of the descriptor addressing itself is determined by the data type specified in the instruction code.

A descriptor comprises two words in memory accessed via a general operand. The first word contains the length of a data array, the second contains the start address of the array. The operand element of the array is addressed post indexed relative to the start address in the descriptor. The index is incremented and checked against the length in the descriptor. If the index is greater than this length after it is incremented, a descriptor range trap condition will occur.

The hardware will report if the last element of the array is addressed by setting the K flag. If an element beyond the array is addressed the K flag and the descriptor range status bit are set.

The index register is incremented by a data access via descriptor. It is not incremented when accessing only the address of the operand (load address and call instructions).

```
if (Rn)+1 > descriptor.length then
    descriptor range trap condition
endif
if (Rn)+1 > = descriptor.length then
    1 =: status.K
endif
perform addressing with Rn as post index
if data access then
    (Rn+1) =: Rn
endif
```



Fig. 8.17 Addressing with a descriptor

In this example the descriptor is addressed locally

Example:

::			:;
: 015B :	H2 :=	B:	: 400B :
::			:
: 362B :	DESC(B.100B)(R3)	500B:	: 100B :
::			::
: 301B :		504B:	: 2000B :
::			::
: 100B :		R3:	: 50B :
::			::

 $ea= A + p^{*}(Rn) = (400B+100B+4) + 2^{*}50B = (504B) + 120B = 2120B$

Octal

Hexadecimal

::		•	:
: OODH :	H2 :=	B: :	: 0100H :
::			::
: OF2H :	DESC(B.040H)(R3)	0140H:	: 040H :
::			::
: OC1H :		0144H:	: 0400H :
::			::
: 040H :		R3:	: 028H :
::			::

 $ea= A + p^{*}(Rn) = (0100H+040H+4)+2^{*}028H = (0144H)+050H = 0450H$

8.4. Direct operands

8.4.1. Introduction

Direct operands are those found in the bytes immediately following the instruction code or the preceding operand specifier. There is no prefix or address code part in the operand specifier. Direct operands are in the syntax definitions in this manual written using the form <<direct operand>>.

The interpretation of a direct operand depends on the instruction and applies to specific instructions only. The data part of the operand specifier is taken either as a displacement or as an absolute address. Absolute addresses may be to the program or the data area; in either case a segment number of zero will be taken as current segment.

8.4.2. Displacement addressing

The NORD-500 instructions LOOP, LOOPI, LOOPD, GO and IF <rel> GO have displacement (program relative) addressing. Each instruction has two instruction codes, one for byte displacement part and one for halfword displacement part. The displacement is signed.

(P) + d -> (P)

8.4.3. Absolute program addressing

The instruction CALL subroutine have absolute addressing. When using CALL the address follows the instruction code in the succeeding four bytes.

When executing CALLG the address is accessed via a general, not a direct, operand. Complete information is given in the description of the CALL instruction.

8.4.4. Absolute data addressing

The INIT and ENTM instructions are followed by an absolute address of the bottom of the new stack. The ENTF and ENTFN instructions are followed by the address of the local data area. THE NORD-500 INSTRUCTION SET

9. THE NORD-500 INSTRUCTION SET

9.1. Introduction

The NORD-500 instruction set has a variable length instruction format, the length determined by the type of instruction and the operands used. The shortest instructions are one byte long, the longest may be several thousand bytes long.

Each instruction consists of an instruction code and zero or more operand specifiers. The general instruction format is shown in the figure below:

: Instruction : Operand : Operand : Operand : ... : : Code : Specifier : Specifier : Specifier : :

1 or 2 bytes Zero or more operand specifiers, each 1 to 9 bytes

Fig. 9.1 Instruction format

The following chapters describe each instruction code in detail. Operand specifiers are described in the previous chapter.

The term instruction code is used to indicate both the octal or hexadecimal value and the assembly notation. The octal or hexadecimal value of an instruction code is a numeric representation of the bit pattern inside the NORD-500. The assembly notation is used by the assembler programmer to symbolically represent the binary code.

An instruction code specifies the operation to be performed and the data types of the operands. It may consist of one or two bytes. One byte instruction codes are used for the operations most frequently generated by compilers.

In many NORD-500 instructions one of the general registers or one of the floating point registers are used as argument or result. The two lower bits of the instruction code then specify the register number, meaning a floating point or double precision floating point register (Fn or Dn) when the data type is floating or double floating, a general register (Rn) when the data type is integer.

THE NORD-500 INSTRUCTION SET

0 7 یں جب جب ہے تن سے خد جر نے نے جب سے خورجہ او حت میں چر short instruction code : instruction code : ------210 7 : instruction code :reg: short register instruction code 15 10 9 15 10 9 0 ------: 1 1 1 1 1 1 : instruction code : long instruction code 210 15 10 9 -: 1 1 1 1 1 1 : instruction code :reg: long register ------ instruction code

Fig. 9.2 Instruction code formats

All the upper 6 bits of a long (two byte) instruction code are set, which means that such codes are in the range 176000B to 177777B, OFCOOH to OFFFFH.

The instruction set is described using the syntax explained below. Syntax elements enclosed in brackets,[], are elements used in some instructions, but not all. Brackets followed by an n indicate that more than one occurrence of an optional syntax element may be specified. The sign ::= means "is defined as".

instruction format	<pre>::= [[datatype specifier] [register number]] instruction code name [operand specifier] [, operand specifier] n</pre>
t = data type specifier	::= BI, BY, H, W, F, D t is a subset of the data type specifiers
n = register number	::= 1,2,3,4
instruction code name	::= text or character string
operand specifier	::= <general operand=""> <<direct operand="">></direct></general>
<general operand=""> -</general>	the operand is accessed via a general addressing mode
< <direct operand="">> -</direct>	the operand is found in the bytes immediately following the instruction code or the preceding operand specifier

THE NORD-500 INSTRUCTION SET

When describing the operand, the description string is divided in three or four parts, as follows:

operand ::= operand name/access code/datatype /pointer register

Operand name is a text string.

The operand name is used as a descriptive term. Eg. the load instruction format uses the term <source> as the operand name; the store instruction format uses <dest> as the destination operand name.

The access code may have the following abbreviations:

r	-	read access	
W		write access	
rw		read and write access	
rwl	-	locked swap access	
aa	-	address access	
s	_	special, explained explicitly	in
		the instruction descriptions	

Locked swap access applies to the TSET instruction only.

Address access (aa) together with descriptor addressing will not cause the index register to be incremented. If the access code is read (r) or write (w), the index register will be incremented.

The pointer register applies to string instruction descriptions only.

Data status bits not mentioned in the instruction description are always cleared after the instruction has been executed.

Before going on to the instruction set, an example will be explained:

EXAMPLE:

Load bit register number 2 with the bit number found in R3 from the bit array BITA. BITA is displaced 078H, or 170B, bytes from the base address of the local data area. The size of the displacement part is forced to half word.

Assembly code notation: BI2 := B.BITA(R3) : H

Description:

The instruction code for loading bit register 2 is OFC05H, or 176005B, written as 374B,005B when treated as two octal bytes.

B.BITA(R3) is the local post indexed addressing mode, address code ODAH, or 332B.

The :H length specifier tells the assembler to store the displacement in halfword format. Normally the assembler should be allowed to select the storage format, in order to achieve optimal program encoding. In this example the assembler would have stored the displacement in byte format if :H had been omitted.

The address of the byte containing the bit in question is calculated as follows (See figure the next page) :

ea = (B) + d + p * (Rn)

Hex: 01000H + 078H + INT(0103H/08H) = 01098H

Octal: 10000B + 170B + INT(403B/10B) = 10230B

Post indexing always counts the data elements from the left, consequently the bit number within the addressed byte is

bn = 7-REM(403B/10B) = 7-REM(0103H/08H) = 7-3 = 4
THE NORD-500 INSTRUCTION SET



- 94 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10. DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.1. Load

Format: tn := <source/r/t>

Asse	mbly	Nomo	Hex	Octal
nota		INATIBE	code	code
BIn	:=	load bit	OFCO4H+(n-1)	176004B+(n-1)
BYn	:=	load byte	004H+(n-1)	004B+(n-1)
Hn	:=	load halfword	008H+(n-1)	010B+(n-1)
Wn	:=	load word	00CH+(n-1)	014B+(n-1)
Fn	:=	load float	010H+(n-1)	020B+(n-1)
Dn	:=	load double float	014H+(n-1)	024B+(n-1)

Operation: <source> -> Rn

Description:

The value of the operand (source) is loaded into the register specified in the instruction code. When the data type is BI, BY, H or W one of the I registers is loaded. The value is right justified in the register, the least significant bit of the operand in the least significant bit of the register. With BI, BY, or H as data type, the rest of the register is zero filled. One of the floating point registers is loaded when the data type is F or D.

Trap conditions: Addressing traps

Data status bits:

<source> = 0 -> Z <source>.signbit -> S

Example:

Load local halfword variable MEMBERS into R3

H3 := B.MEMBERS

10.2. Load local base register

Format: B := <source/r/W>

Assembly notation	Name	Hex code	Octal code
B :=	load base register	OFCO8H	176010B

Operation: <source> -> B

Description:

The contents of <source> is loaded into the local base register.

Trap conditions: Addressing traps

Data status bits:

<source> = 0 -> Z <source>.signbit -> S

Example:

Load the word variable GLOBBASE into B

B := GLOBBASE

.

10.3. Load record register

Format: R := <source/r/W>

Assembly	Name	Hex code	Octal code
R :=	load record register	018H	030B

Operation: <source> -> R

Description:

The contents of <source> is loaded into the record base register.

Trap conditions: Addressing traps

Data status bits:

<source> = 0 -> Z <source>.signbit -> S

Example:

Load R with the base of the R2nd element of the word array RECPTRS

R := RECPTRS(R2)

10.4. Store

Format: tn =: <dest/w/t>

Assembly	Name	Hex	Octal
notation		code	code
BIn =:	store bit	OFCOCH+(n-1)	176014B+(n-1)
BYn =:	store byte	01CH+(n-1)	034B+(n-1)
Hn =:	store halfword	OFC10H+(n-1)	176020B+(n-1)
Wn =:	store word	020H+(n-1)	040B+(n-1)
Fn =:	store float	024H+(n-1)	044B+(n-1)
Dn =:	store double float	028H+(n-1)	050B+(n-1)

Operation:

(Rn) -> <dest>
(datatype dependent part of register) -> <dest>

Description:

The data type dependent part of the specified register is stored in the memory location or register specified in the operand specifier. The data type dependent part of the register is the least significant bits of the register needed to represent the data type in question. Constant operands are illegal. The source register is unaffected.

If the destination is a register, the instruction has the same effect as a load destination register. If the data type is BI, BY, or H the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:

<datatype dependent part of register> = 0 -> Z
<datatype dependent part of register>.signbit -> S

Example:

Store byte in R4 into the 6th byte of the record pointed to by R and force the displacement part to occupy one word

BY4 =: R.6:W

10.5. Store local base register

Format: B =: <operand/w/W>

Assembly notation	Name	Hex code	Octal code
B =:	store local base register	OFCOAH	176012B

Operation: B -> <operand>

Description:

The contents of the local base register is stored in the <operand>.

Trap conditions: Addressing traps

Data status bits:

(register) = 0 -> Z (register).signbit -> S

Example:

Store B in local variable CURRB indexed by R1

B =: B.CURRB(R1)

10.6. Store record register

Format: R =: <operand/w/W>

Assembly notation	Name	Hex code	Octal code
R =:	store record register	OFCO9H	176011B

Operation: R -> <operand>

Description:

The contents of the record register is stored in the <operand>.

Trap conditions: Addressing traps

Data status bits:

(register) = 0 -> Z (register).signbit -> S

Example:

Store R in register R2

R =: R2

,

10.7. Move

Format: t MOVE <source/r/t>,<dest/w/t>

Ass not	embly ation	Name		Hex code	Octal code
BI BY H W F D	Move Move Move Move Move	move move move move move	bit byte halfword word float double float	OFCOBH 019H OFC14H 01AH 01BH 02CH	176013B 031B 176024B 032B 033B 054B

Operation: <source> -> <dest>

Description:

The number of bits needed to represent the data type are moved from source to destination. The source is unaffected, and a constant destination operand is illegal.

Trap conditions: Addressing traps

Data status bits:

<source> = 0 · -> Z <source>.signbit -> S

Example:

Move the double precision value in GLOBAL to local variable LOCAL

D MOVE GLOBAL, B.LOCAL

10.8. Swap

Format: t SWAP <op1/rw/t>,<op2/rw/t>

Ass	embly	Name	Hex	Octal
not	ation		code	code
BI BY H W F D	SWAP SWAP SWAP SWAP SWAP SWAP	bit swap byte swap halfword swap word swap float swap double float swap	OFCBDH OFCBEH OFCBFH OFCDCH OFCDDH	176275B 176276B 176277B 122B 176334B 176335B

Operation: <op1> :=: <op2>

Description:

The contents of the first operand is stored in the second, and the original contents of the second operand is stored in the first. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps

Data status bits:

<op1>.original contents = 0 -> Z
<op1>.original contents.signbit -> S

Example:

Exchange contents of word variables EAST and WEST

W SWAP EAST, WEST

10.9. Compare

Format: tn COMP <operand/r/t>

Asse	mbly		Hex	Octal
nota	tion	Name	code	code
BIn BYn Hn Wn Fn Dn	COMP COMP COMP COMP COMP COMP	register bit compare register byte compare register halfword compare register word compare register float compare register double float compare	OFC18H+(n-1) O3OH+(n-1) OFC1CH+(n-1) O34H+(n-1) O38H+(n-1) O3CH+(n-1)	176030B+(n-1) 060B+(n-1) 176034B+(n-1) 064B+(n-1) 070B+(n-1) 074B+(n-1)

Operation: Rn - <operand>

Description:

The compare instruction subtracts the operand from the specified register. The result of the subtraction is not saved, but rather compared to zero, and this result is saved in the data status bits. The instruction is a true comparison, hence the sign bit is changed in case of integer overflow.

Trap conditions: Addressing traps, floating underflow, floating overflow

Data status bits:

<result $> = 0$	->	Ζ
<result>.signbit XOR Overflow</result>	->	S
carry from most significant bit	->	С
(floating underflow)	->	FU
(floating overflow)	->	FO

Example:

Compare bit zero in R1 with one

BI1 COMP 1

- 103 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.10. Compare two operands

Format: t COMP2 <1st operand/r/t>,<2nd operand/r/t>

Ass	embly	Name	Hex	Octal
not	ation		code	code
BI	COMP2	bit compare	OFC15H	176025B
BY	COMP2	byte compare	O2DH	055B
H	COMP2	halfword compare	OFC16H	176026B
W	COMP2	word compare	O2EH	056B
F	COMP2	float compare	O2FH	057B
D	COMP2	double float compare	O4OH	100B

Operation: <1st operand> - <2nd operand>

Description:

Compare two operands subtracts the second operand from the first. The result sets the data status bits accordingly, but the result is otherwise discarded.

Trap conditions: Addressing traps, floating underflow, floating overflow

Data status bits:

$\langle result \rangle = 0$	->	Z
<result>.signbit XOR Overflow</result>	>	S
carry from most significant bit	->	С
(floating underflow)	>	FU
(floating overflow)	->	FO

Example:

Compare record variable floating point DELTA with 0.005

F COMP2 R.DELTA, 0.005

- 104 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.11. Test against zero

Format: t TEST <operand/r/t>

Ass	sembly	Name	Hex	Octal
not	ation		code	code
BI	TEST	bit test against zero	04 1H	101B
BY	TEST	byte test against zero	042H	102B
H	TEST	halfword test against zero	043H	103B
W	TEST	word test against zero	044H	104B
F	TEST	float test against zero	045H	105B
D	TEST	double test against zero	046H	106B

Operation: <operand> - 0

Description:

This instruction is similar to comparing two operands except that the second operand is implicitly zero.

Trap conditions: Addressing traps

Data status bits:

$\langle result \rangle = 0$	-> Z	
<result>.signbit XOR Overflow</result>	-> S	
1	-> C	(integer)

Example:

Test if local byte variable COUNTER has reached zero

BY TEST B.COUNTER

- 105 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.12. Negate

Format: tn NEG

Asse	mbly	Name	Hex	Octal
nota	ation		code	code
BYn	NEG	byte register negate	OFE08H+(n-1)	177010B+(n-1)
Hn	NEG	halfword register negate	OFE0CH+(n-1)	177014B+(n-1)
Wn	NEG	word register negate	090H+(n-1)	220B+(n-1)
Fn	NEG	float register negate	094H+(n-1)	224B+(n-1)
Dn	NEG	double float register negate	094H+(n-1)	224B+(n-1)

Operation: -Rn -> Rn

Description:

The contents of the specified register is negated. An integer value is negated by taking the two's complement of its value. A floating point value is negated by inverting its sign bit. Byte and halfword negate will clear the upper part of the register.

Integer overflow occurs if and only if the greatest negative integer is negated. Carry is zero except when integer zero is negated.

Trap conditions: Integer overflow

Data status bits:

(negated	register) = 0	->	Z
(negated	register).signbit	->	S
(carry)	•	->	С
(overflow	v)	->	0

Example:

Negate double precision register D3

D3 NEG

10.13. Invert

Format: tn INV

Assembly		Name	Hex	Octal
notation			code	code
BIn	INV	bit invert register	OFE10H+(n-1)	177020B+(n-1)
BYn	INV	byte invert register	OFE14H+(n-1)	177024B+(n-1)
Hn	INV	halfword invert register	OFE18H+(n-1)	177030B+(n-1)
Wn	INV	word invert register	O98H+(n-1)	230B+(n-1)

Operation: One's complement of Rn -> Rn

Description:

The one's complement of the specified register is calculated and stored in the same register. When the datatype is BI, BY, or H only the lower part of the register is complemented and the rest of the register is cleared.

Trap conditions: None

Data status bits:

(result) = 0 -> Z
(result).signbit -> S

Example:

Invert the lowermost bit of R4 and clear the upper 31 bits

.

BI4 INV

- 107 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.14. Invert with carry add

Format: Wn INVC

Assembly notation	Name	Hex	k de	Octal code

Wn INVC word invert register w/carry OFF10H+(n-1) 177420B+(n-1)

Operation: One's complement of Rn + C -> Rn

Description:

The one's complement of the specified word register is calculated. The carry is added and the result is loaded into the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Integer overflow

Data status bits:

(result) = 0 -> Z (result).signbit -> S (carry) -> C (overflow) -> 0

Example:

Invert W2 and add carry

W2 INVC

10.15. Absolute value

Format: tn ABS

Asse	embly	Name	Hex	Octal
nota	ation		code	code
BYn	ABS	byte absolute value	OFF00H+(n-1)	177400B+(n-1)
Hn	ABS	halfword absolute value	OFF04H+(n-1)	177404B+(n-1)
Wn	ABS	word absolute value	OFF08H+(n-1)	177410B+(n-1)
Fn	ABS	float absolute value	OFF0CH+(n-1)	177414B+(n-1)
Dn	ABS	double float absolute value	OFF0CH+(n-1)	177414B+(n-1)

Operation: Absolute value of Rn -> Rn

Description:

The absolute value of the specified register is calculated and stored in the same register. When the datatype is either BY or H, the result is stored in the least significant bits and the rest of the register is cleared. Overflow occurs if and only if the greatest negative integer is negated.

Trap conditions: Integer overflow

Data status bits:

(result) = 0 -> Z (result).signbit -> S (overflow) -> 0 (integer)

Example:

Take the absolute value of double precision register D1

D1 ABS

10.16. Add

Format: tn + <addend/r/t>

Assembly	Name	Hex	Octal
notation		code	code
BYn +	byte add	OFC34H+(n-1)	176064B+(n-1)
Hn +	halfword add	OFC38H+(n-1)	176070B+(n-1)
Wn +	word add	O54H+(n-1)	124B+(n-1)
Fn +	floating add	O58H+(n-1)	130B+(n-1)
Dn +	double float add	O5CH+(n-1)	134B+(n-1)

Operation: Rn + <addend> -> Rn

Description:

The <addend> operand is added to the contents of the specified register. The carry bit is set if a carry occurs from the sign bit position of the adder, otherwise it is reset. For overflow, see the section on arithmetical traps.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

<sum>.signbit</sum>	-> S
< sum > = 0	-> Z
0	-> 0 (float)
(overflow)	-> 0 (integer)
0	-> C (float)
(carry from most sig	mificant bit) -> C (integer)
(floating underflow)	-> FU
(floating overflow)	-> FO

Example:

Add byte argument FIFTHARG to R3

BY3 + IND(B.FIFTHARG)

10.17. Subtract

Format: tn - <subtrahend/r/t>

Asse	mbly	Name	Hex	Octal
nota	tion		code	code
BYn Hn Wn Fn Dn	- - - -	byte subtract halfword subtract word subtract float subtract double float subtract	OFC3CH+(n-1) OFC4OH+(n-1) O6OH+(n-1) O64H+(n-1) O68H+(n-1)	176074B+(n-1) 176100B+(n-1) 140B+(n-1) 144B+(n-1) 150B+(n-1)

Operation: Rn - <subtrahend> -> Rn

Description:

The <subtrahend> operand is subtracted from the specified register. The same rules as for ADD apply for the setting of the carry bit. For overflow, see section on arithmetical traps.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

<difference> = 0</difference>	-> Z
<pre><difference>.signbit</difference></pre>	-> S
(overflow)	\rightarrow 0 (integer)
0	-> 0 (float)
(carry from the most significant bit)	-> C
(floating underflow)	> FU
(floating overflow)	-> FO

.

Example:

Subtract register F1 from register F4

F4 – F1

10.18. Multiply

Format: tn * <multiplier/r/t>

Asse nota	mbly tion	Name	Hex code	Octal code
BYn	¥	byte multiply	OFC44H+(n-1)	176104B+(n-1)
Hn	¥	halfword multiply	0FC48H+(n-1)	176110B+(n-1)
Wn	¥	word multiply	06CH+(n-1)	154B+(n-1)
Fn	¥	floating multiply	070H+(n-1)	160B+(n-1)
Dn	×	double float multiply	074H+(n-1)	164B+(n-1)

Operation: Rn * <multiplier> -> Rn

Description:

The <multiplier> operand is multiplied by the specified register with the product stored in this register. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

<product $> = 0$	> Z
<product>.signbit</product>	-> S
(overflow)	\rightarrow 0 (integer)
0	-> 0 (float)
(floating underflow)	-> FU
(floating overflow)	-> FO

Example:

Multiply halfword register R2 with 5

H2 ***** 5

10.19. Divide

Format: tn / <divisor/r/t>

Assembly notation		Name	Hex code	Octal code	
BYn	/	byte divide	OFC4CH+(n-1)	176114B+(n-1)	
Hn	1	halfword divide	0FC50H+(n-1)	176120B+(n-1)	
Wn	1	word divide	078H+(n-1)	170B+(n-1)	
Fn	1	float divide	07CH+(n-1)	174B+(n-1)	
Dn	/	double float divide	OE8H+(n-1)	350B+(n-1)	

Operation: Rn / <divisor> -> Rn

Description:

The contents of the specified register is divided by the <divisor> operand. The quotient is left in the same register. In integer division the remainder (unless it is zero) has the same sign as the register contents, ie. the quotient is truncated towards 0. Integer overflow occurs if and only if the largest possible negative integer is divided by -1.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow, divide by zero

Data status bits:

<quotient> = 0 -> Z <quotient>.signbit -> S (overflow) -> 0 (integer) 0 -> 0 (float) (floating underflow) -> FU (floating overflow) -> FO <divisor> = 0 -> DZ

Example:

Divide float register A3 with the R4th element of argument ARR

F3 / IND(B.ARR)(R4)

- 113 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.20. Add two operands

Format: t ADD2 <a/rw/t>,<b/r/t>

Assembly notation		Name	Hex code	Octal code	
BY	ADD2	byte add two operands	OFC17H	1 76027 B	
H	ADD2	halfword add two operands	OFC54H	176124B	
W	ADD2	word add two operands	053H	123B	
F	ADD2	float add two operands	OFC56H	176126B	
D	ADD2	double float add two operands	OFC57H	176127B	

Operation: $\langle a \rangle + \langle b \rangle - \rangle \langle a \rangle$

Description:

The $\langle b \rangle$ operand is added to the $\langle a \rangle$ operand and the result is put in the $\langle a \rangle$ operand. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

<result $> = 0$	-> Z
<result>.signbit</result>	-> S
0	-> 0 (float)
(overflow)	-> 0 (integer)
0	-> C (float)
(carry from most sign	nificant bit) -> C (integer)
(floating underflow)	-> FU
(floating overflow)	-> FO

Example:

Add float argument X2 to argument X1

F ADD2 IND(B.X1), IND(B.X2)

10.21. Subtract two operands

Format: t SUB2 <a/rw/t>,<b/r/t>

Assembly notation		Name		Octal code	
BY H W F	SUB2 SUB2 SUB2 SUB2	byte subtract two operands halfword subtract two operands word subtract two operands float subtract two operands	OFC58H OFC59H OEOH OFC5BH	176130B 176131B 340B 176133B	
D	SUB2	double float subtract two operands	OFC5CH	176134B	

Operation: $\langle a \rangle - \langle b \rangle - \rangle \langle a \rangle$

Description:

The $\langle b \rangle$ operand is subtracted from the $\langle a \rangle$ operand and the result is put in the $\langle a \rangle$ operand. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

<difference> = 0 -> Z <difference>.signbit -> S 0 -> C (float) (overflow) -> 0 (integer) 0 -> 0 (float) (carry from most significant bit) -> C (integer) (floating underflow) -> FU (floating overflow) -> F0

Example:

Subtract 4 from the R3rd element of the byte array whose descriptor is the global VALUES $% \left(\mathcal{A}_{1}^{\prime}\right) =0$

BY SUB2 DESC(VALUES) (R3),4

.

- 115 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.22. Multiply two operands

Format: t MUL2 <a/rw/t>,<b/r/t>

Ass	sembly	Name	Hex	Octal
<u>not</u>	tation		code	code
BY	MUL2	byte multiply two operands	OFC5DH	176135B
H	MUL2	halfword multiply two operands	OFC5EH	176136B
W	MUL2	word multiply two operands	OFC5FH	176137B
F	MUL2	float multiply two operands	OFC6OH	176140B
D	MUL2	double float multiply two operands	OFC61H	176141B

Operation: <a> * -> <a>

Description:

The <a> operand is multiplied by the operand and the product is stored in the <a> operand. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

< product > = 0	-> Z
<product>.signbit</product>	-> S
(overflow)	\rightarrow 0 (integer)
0	-> 0 (float)
(floating underflow)	> FU
(floating overflow)	-> FO

Example:

Multiply the argument double float PROD on the alternative domain with the contents of D4

D MUL2 ALT(B.PROD), D4

10.23. Divide two operands

Format: t DIV2 <a/rw/t>,<b/r/t>

sembly tation	Name	Hex code	Octal code	
DIV2	byte divide two operands	OFC62H	176142B	
DIV2	halfword divide two operands	OFC63H	176143B	
DIV2	word divide two operands	OFC64H	176144B	
DIV2 DIV2	float divide two operands double float divide two operands	0FC65H 0FC66H	176145B 176146B	
	DIV2 DIV2 DIV2 DIV2 DIV2 DIV2 DIV2 DIV2	SemblytationNameDIV2byte divide two operandsDIV2halfword divide two operandsDIV2word divide two operandsDIV2float divide two operandsDIV2double float divide two operands	semblyHextationNamecodeDIV2byte divide two operandsOFC62HDIV2halfword divide two operandsOFC63HDIV2word divide two operandsOFC64HDIV2float divide two operandsOFC65HDIV2double float divide two operandsOFC66H	

Operation: <a> / -> <a>

Description:

The $\langle a \rangle$ operand is divided by the $\langle b \rangle$ operand and the quotient is stored in the $\langle a \rangle$ operand. In integer division the remainder (unless it is zero) has the same sign as the $\langle a \rangle$ operand, i.e. the quotient is truncated towards zero. Integer overflow occurs if and only if the largest possible negative integer is divided by -1.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow, divide by zero

Data status bits:

<quotient> = 0</quotient>	-> Z
<quotient>.signbit</quotient>	-> S
(overflow)	\rightarrow 0 (integer)
0	-> 0 (float)
(floating underflow)	-> FU
(floating overflow)	-> FO
<divisor> = 0</divisor>	-> DZ

Example:

Divide the local float variable KVOT with the R1st element of the array on the alternative domain described by local descriptor LIST

F DIV2 B.KVOT, ALT(DESC(B.LIST)(R1))

- 117 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

•

10.24. Add three operands

Format: t ADD3 <a/r/t>,<b/r/t>,<c/w/t>

Ass	embly	Name	Hex	Octal
not	ation		code	code
BY H W F D	ADD3 ADD3 ADD3 ADD3 ADD3 ADD3	byte add three operands halfword add three operands word add three operands float add three operands double float add three operands	0FC67H 0FC68H 0FC69H 0FC6AH 0FC6BH	176147B 176150B 176151B 176152B 176153B

Operation: <a> + -> <c>

Description:

The $\langle a \rangle$ operand is added to the $\langle b \rangle$ operand and the result is stored in the $\langle c \rangle$ operand. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

<sum $> = 0$	->	Ζ				
<sum>.signbit</sum>	->	S				
0	>	0	(float)			
(overflow)	->	0	(integer	r)		
0	->	С	(float)			
(carry from most sig	nif	ica	ant bit)	->	С	(integer)
(floating underflow)	>	F	IJ			
(floating overflow)	->	F	0			

Example:

Add R1 and R2 leaving the result in R3

W ADD3 R1,R2,R3

10.25. Subtract three operands

Format: t SUB3 <a/r/t>,<b/r/t>,<c/w/t>

Assembly notation		Name		Octal code	
BY H W F D	SUB3 SUB3 SUB3 SUB3 SUB3	byte subtract three operands halfword subtract three operands word subtract three operands float subtract three operands double float subtract three operands	OFC6CH OFC6DH OFC6EH OFC6FH OFC70H	176154B 176155B 176156B 176157B 176157B 176160B	

- 118 -

Operation: <a> - -> <c>

Description:

The $\langle b \rangle$ operand is subtracted from the $\langle a \rangle$ operand and the result is stored in the $\langle c \rangle$ operand. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

<difference> = 0 -> Z <difference>.signbit -> S 0 -> 0 (float) (overflow) -> 0 (integer) 0 -> C (float) (carry from most significant bit) -> C (integer) (floating underflow) -> FU (floating overflow) -> F0

Example:

Store the difference between byte arguments X1 and X2 in local variable DIFF

B SUB3 IND(B.X1), IND(B.X2), B.DIFF

- 119 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.26. Multiply three operands

Format: t MUL3 <a/r/t>,<b/r/t>,<c/w/t>

Assembly notation		Name	Hex code	Octal code	
BY	MUL3	byte multiply three operands	OFC71H	176161B	
Н	MUL3	halfword multiply three operands	OFC72H	176162B	
W	MUL3	word multiply three operands	OFC73H	176163B	
F	MUL3	float multiply three operands	OFC74H	176164B	
D	MUL3	double float multiply three operands	OFC75H	176165B	

Operation: <a> * -> <c>

Description:

The <a> operand is multiplied by the operand and the product is stored in the <c> operand. Integer overflow occurs if the upper half of the double length result is not equal to the sign extension of the lower half. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

-> Z
-> S
> C
-> 0 (integer)
-> 0 (float)
-> FU
-> FO

Example:

The product of the second and third element of the word array pointed to by R2 is stored in the first element

W MUL3 R2.2, R2.3, R2.1

10.27. Divide three operands

Format: t DIV3 <a/r/t>,<b/r/t>,<c/w/t>

Assembly notation		Name	Hex code	Octal code
BY	DIV3	byte divide three operands	OFC76H	176166B
H	DIV3	halfword divide three operands	OFC77H	176167B
W	DIV3	word divide three operands	OFC78H	176170B
F	DIV3	float divide three operands	OFC79H	176171B
D	DIV3	double float divide three operands	OFC7AH	176172B

Operation: <a> / -> <c>

Description:

The <a> operand is divided by the operand and the quotient is stored in the <c> operand. In integer division the remainder (unless it is zero) has the same sign as the <a> operand, ie. the quotient is truncated towards zero. Integer overflow occurs if and only if the largest possible negative integer is divided by -1. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow, divide by zero

```
Data status bits:
```

<quotient> = 0</quotient>	> Z
<quotient>.signbit</quotient>	-> S
0	-> C
(overflow)	-> 0 (integer)
0	-> 0 (float)
(floating underflow)	> FU
(floating overflow)	-> FO
<divisor> = 0</divisor>	-> DZ

Example:

Divide the float value whose address is in PTR with the contents of F1, storing the quotient in record variable Q (record base in R)

F DIV3 IND(PTR), F1, R.Q

10.28. Multiply with overflow to register

Format: tn MUL4 <a/r/t>,<b/r/t>,<c/w/t>

Assembly notation		Name	Hex code	Octal code
BYn	MUL4	byte multiply w/overflow	OFC20H+(n-1)	176040B+(n-1)
Hn	MUL4	halfword multiply w/overflow	OFC24H+(n-1)	176044B+(n-1)
Wn	MUL4	word multiply w/overflow	OFC28H+(n-1)	176050B+(n-1)

Operation: <a> * -> <c>; (overflow part) -> Rn

Description:

The <a> operand is multiplied by the operand. The product is stored in the <c> operand. The upper half of the double length result is stored in the specified register. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps, integer overflow

Data status bits:

(lower part of double length result) = 0 -> Z
(lower part of double length result).signbit -> S
(overflow) -> 0

Example:

Multiply word arguments M and N and store product in local TEMP and the overflow in R1 $\,$

W1 MUL4 IND(B.M), IND(B.N), B.TEMP

10.29. Divide with remainder to register (modulo)

Format: tn DIV4 <a/r/t>,<b/r/t>,<c/w/t>

Assembly notation		Name	Hex code	Octal code
BYn	DIV4	byte divide w/remainder	OFC2CH+(n-1)	176054B+(n-1)
Hn	DIV4	halfword divide w/remainder	OFC3OH+(n-1)	176060B+(n-1)
Wn	DIV4	word divide w/remainder	OFC7CH+(n-1)	176174B+(n-1)

Operation:

<a> / -> <c> (remainder) -> Rn

Description:

The <a> operand is divided by the operand with the quotient stored in the <c> operand. The remainder is stored in the specified register. The operands are assumed to have the same data type (see chapter 7.3 page 53).

Trap conditions: Addressing traps, divide by zero

Data status bits:

<quotient $> = 0$	->	Z
<quotient>.signbit</quotient>	->	S
(overflow)	>	0
$\langle divisor \rangle = 0$	->	DZ

Example:

Divide record variable BYTECOUNT by 4 and store the quotient in record variable WORDCOUNT with the quotient in R_2

BY2 DIV4 R.BYTECOUNT, 4, WORDCOUNT

- 123 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.30. Unsigned multiply with overflow to register

Format: Wn UMUL <a/r/t>,<b/r/t>,<c/w/t>

Assembly notation Name		Hex	Octal	
		Name	code	code
Wn	UMUL	word unsigned multiply	0FC80H+(n-1)	176200B+(n-1)

Operation:

word unsigned multiplication
<a> * -> <c>
(overflow part) -> Rn

Description:

The operands are treated as unsigned.

The <a> operand is multiplied by the operand with the product stored in the <c> operand. The upper half of the double length result is stored in the specified register. Byte and halfword integer constants are sign extended and the result of the sign extension is treated unsigned. Integer overflow occurs when the upper part is different from the sign extension of the lower half.

Trap conditions: Addressing traps, integer overflow

Data status bits:

(product) = 0 -> Z (product).signbit -> S (overflow) -> 0

Example:

Multiply local variable LEASTX with local LEASTY storing the result in R2 with the upper half of the result in R1 $\,$

W1 UMUL B.LEASTX, B.LEASTY, R2

10.31. Unsigned divide

Format: Wn UDIV <a/r/t>,<b/r/t>,<c/w/t>

Assembly notation		Name	Hex code	Octal code	
Wn	UDIV	word unsigned divide	OFE48H+(n-1)	177110B+(n-1)	

Operation:

word unsigned division <a> / -> <c> (remainder) -> Rn

Description:

The operands are treated as unsigned. The <a> operand is divided by the operand and the quotient is stored in the <c> operand. The remainder is stored in the specified register. Byte and halfword integer constants are sign extended and the result of the sign extension is treated unsigned.

Trap conditions: Addressing traps, divide by zero

Data status bits:

(quotient) = 0 -> Z (quotient).signbit -> S <divisor) = 0 -> DZ

Example:

Divide the arguments LONG and FACT on the alternative domain and leave the result in the address on the alternative domain contained in RES, and the remainder in R3

W3 UDIV ALT(B.LONG), ALT(B.FACT), ALT(IND(RES))

10.32. Add with carry

Format: Wn ADDC <addend/r/t>

Assembly		Name	Hex	Octal
notation			code	code
Wn	ADDC	word add with carry	OFE40H+(n-1)	177100B+(n-1)

Operation: $Rn + C + \langle addend \rangle \rightarrow Rn$

Description:

<addend> and Carry are added to the specified register and the result is stored in this register. This instruction is used for multiple precision arithmetic.

Trap conditions: Addressing traps, integer overflow

Data status bits:

<sum> = 0 -> Z <sum>.signbit -> S (integer overflow) -> 0 (carry from most significant bit) -> C

Example:

Add variable MOST to R2 with carry

W2 ADDC MOST

ND.05.009.01

10.33. Subtract with carry

Format: Wn SUBC <subtrahend/r/t>

Assembly		Hex	Octal
notation	Name	code	code

Wn SUBC word subtract with carry OFE44H+(n-1) 177104B+(n-1)

Operation: $Rn + C - \langle subtrahend \rangle -1 - \rangle Rn$

Description:

Carry and the one's complement of <subtrahend> is added to the specified register. The result is then stored in the specified register. This instruction is used for multiple precision arithmetic.

Trap conditions: Addressing traps, integer overflow

Data status bits:

(result) = 0 -> Z
(result).signbit -> S
(carry) -> C
(integer overflow) -> 0

Example:

Subtract 400 hexadecimal from W2

W2 SUBC 0400H

- 127 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.34. Clear register

Format: tn CLR

Assembly notation		Name	Hex code	Octal code
BIn	CLR	bit register clear	084H+(n-1)	204B+(n-1)
BYn	CLR	byte register clear	084H+(n-1)	204B+(n-1)
Hn	CLR	halfword register clear	084H+(n-1)	204B+(n-1)
Wn	CLR	word register clear	084H+(n-1)	204B+(n-1)
Fn	CLR	float register clear	088H+(n-1)	210B+(n-1)
Dn	CLR	double float register clear	08CH+(n-1)	214B+(n-1)

Operation: 0 -> Rn

Description:

The register is set to all zeros.

Trap conditions: None

Data status bits: 1 -> Z

Example:

Clear double register D3

D3 CLR

10.35. Store zero

Format: t STZ <operand/w/t>

Assembly		Name	Hex	Octal
notation			code	code
BI	STZ	bit store zero	OFC85H	176205B
BY	STZ	byte store zero	O48H	110B
H	STZ	halfword store zero	O49H	111B
W	STZ	word store zero	O4AH	112B
F	STZ	float store zero	O4BH	113B
D	STZ	double float store zero	O4CH	114B

Operation: 0 -> <operand>

Description:

The contents of the destination operand is replaced by zero.

Trap conditions: Addressing traps

Data status bits: 1 -> Z

Example:

Clear the byte FLAGS

BY STZ FLAGS
- 129 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.36. Set to one

Format: t SET1 <operand/w/t>

Assembly		Name	Hex	Octal	
notation			code	code	
BI	SET1	bit set to one	OFC86H	176206B	
BY	SET1	byte set to one	OFC87H	176207B	
H	SET1	halfword set to one	OFC88H	176210B	
W	SET1	word set to one	O4DH	115B	
F	SET1	float set to one	O47H	107B	
D	SET1	double float set to one	OFC89H	176211B	

Operation: 1 -> <operand>

Description:

The contents of the destination operand is replaced by one.

Trap conditions: Addressing traps

Data status bits: All cleared

Example:

Set float argument START to one

F SET1 IND(B.START)

10.37. Increment

Format: t INCR <operand/rw/t>

Assembly		Name	Hex	Octal
notation			code	code
BY	INCR	byte increment	0FC8AH	176212B
H	INCR	halfword increment	04EH	116B
W	INCR	word increment	04FH	117B
F	INCR	float increment	050H	120B
D	INCR	double float increment	0FC8BH	176213B

- 130 -

Operation: <operand> + 1 -> <operand>

Description:

The <operand> is incremented by one. The Carry bit is set if a carry occurs from the sign bit position of the adder, otherwise it is reset. Carry will occur if and only if integer -1 is incremented.

Trap conditions: Addressing traps, integer overflow

Data status bits:

<sum>.signbit -> S
<sum> = 0 -> Z
0 -> 0 (float)
(overflow) -> 0 (integer)
0 -> C (float)
(carry from most significant bit) -> C (integer)

Example:

Increment the halfword record variable LOOPER and force the displacement part to occupy a halfword

H INCR R.LOOPER:H

10.38. Decrement

Format: t DECR <operand/rw/t>

Assembly		Name	Hex code	Octal code
BY H W F D	DECR DECR DECR DECR DECR DECR	byte decrement halfword decrement word decrement float decrement double float decrement	0FC86H 0FC87H 051H 0FC88H 0FC89H	176214B 176215B 121B 176216B 176217B

Operation: <operand> - 1 -> <operand>

Description:

The <operand> is decremented by one.

Trap conditions: Addressing traps, integer overflow

Data status bits:

```
<difference> = 0 -> Z
<difference>.signbit -> S
(overflow) -> 0 (integer)
0 -> 0 (float)
(carry from the most significant bit) -> C
```

Example:

Decrement the halfword record variable STEP on the alternative domain

H DECR ALT(R.STEP)

10.39. And

Format: tn AND <operand/r/t>

Assembly		Name	Hex	Octal
notation			code	code
BIn	AND	bit 'and' register	OFDCCH+(n-1)	176714B+(n-1)
BYn	AND	byte 'and' register	OFC90H+(n-1)	176220B+(n-1)
Hn	AND	halfword 'and' register	OFC94H+(n-1)	176224B+(n-1)
Wn	AND	word 'and' register	OE4H+(n-1)	344B+(n-1)

- 132 -

Operation: Rn AND <operand> -> Rn

Description:

A bitwise AND is performed between the specified register and the <operand> and the result is stored in the register. When the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:

(result) = 0 -> Z
(result).signbit -> S

Example:

AND operation between R2 and the R3rd element of the array described by the R1st array descriptor in the local array MASKS

W2 AND DESC(B.MASKS(R1))(R3)

10.41. Exclusive or

Format: tn XOR <operand/r/t>

Assembly notation		Name	Hex code	Octal code	
BIn	XOR	bit 'xor' register	OFDCCH+(n-1)	176714B+(n-1)	
BYn	XOR	byte 'xor' register	OFCAOH+(n-1)	176240B+(n-1)	
Hn	XOR	halfword 'xor' register	OFCA4H+(n-1)	176244B+(n-1)	
Wn	XOR	word 'xor' register	OA4H+(n-1)	244B+(n-1)	

Operation: Rn XOR <operand> -> Rn

Description:

A bitwise exclusive OR is performed between the specified register and the <operand> and the result is stored in the register. When the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:

(result) = 0 -> Z (result).signbit -> S

Example:

Flip bits 0, 4, 8 and 12 of halfword register R4

H4 XOR 01111H

- 133 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

<u>10.40. Or</u>

Format: tn OR < operand/r/t >

Assembly notation		Name	Hex code	Octal code
BIn	OR	bit 'or' register	OFDF8H+(n-1)	176770B+(n-1)
BYn	OR	byte 'or' register	0FC98H+(n-1)	176230B+(n-1)
Hn	OR	halfword or register	OFC9CH+(n-1)	176234B+(n-1)
Wn	OR	word 'or' register	0AOH+(n-1)	240B+(n-1)

Operation: Rn OR <operand> -> Rn

Description:

A bitwise OR is performed between the specified register and the <operand> and the result is stored in the register. When the data type is BI, BY, or H, the upper part of the register is zero filled.

Trap conditions: Addressing traps

Data status bits:

(result) = 0 -> Z
(result).signbit -> S

Example:

OR byte register R1 with 111 octal

BY1 OR 111B

- 135 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.42. Logical shift

Format: t SHL <operand/rw/t>,<shiftcount/r/BY>

Ass	embly	Name	Hex	Octal
not	ation		code	code
BY	SHL	byte shift logically	OFCA8H	176250B
H	SHL	halfword shift logically	OFCA9H	176251B
W	SHL	word shift logically	OFCAAH	176252B

Operation: <logically shifted operand> -> <operand>

Description:

A logical shift is performed on the byte, halfword or word operand. <shiftcount> is interpreted as a signed byte. Positive <shiftcount> implies left shift, negative <shiftcount> implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, illegal operand value

Data status bits:

<shifted operand> = 0 -> Z <shifted operand>.signbit -> S

Example:

Shift local word COUNT TWOFACTORS places

W SHL B.COUNT, TWOFACTORS

10.43. Arithmetical shift

Format: t SHA <operand/rw/t>,<shiftcount/r/BY>

Assembly		Name	Hex	Octal
notation			code	code
BY	SHA	byte shift arithmetically	OFCABH	176253B
H	SHA	halfword shift arithmetically	OFCACH	176254B
W	SHA	word shift arithmetically	OFCADH	176255B

Operation: <arithmetically shifted operand> -> <operand>

Description:

An arithmetic shift is performed on the byte, halfword or word operand. <shiftcount> is interpreted as a signed byte. Positive <shiftcount> implies left shift, negative <shiftcount> implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, illegal operand value

Data status bits:

<shifted operand> = 0 -> Z <shifted operand>.signbit -> S

Example:

Shift byte register R4 two places right

BY SHA R4, -2

10.44. Rotational shift

Format: t SHR <operand/rw/t>,<shiftcount/r/BY>

Assembly notation		Name	Hex code	Octal code
BY	SHR	byte shift rotationally	OFCAEH	176256B
H	SHR	halfword shift rotationally	OFCAFH	176257B
W	SHR	word shift rotationally	OFCBOH	176260B

Operation: <rotationally shifted operand> -> <operand>

Description:

A rotational shift is performed on the byte, halfword or word operand. <shiftcount> is interpreted as a signed byte. Positve <shiftcount> implies left shift, negative <shiftcount> implies right shift. A shiftcount equal to or greater than the size of the operand will produce an illegal operand value trap condition. A shiftcount of zero is legal and leaves the operand unchanged.

Trap conditions: Addressing traps, illegal operand value

Data status bits:

<shifted operand> = 0 -> Z <shifted operand>.signbit -> S

Example:

Exchange nibbles (4 bit groups) of variable pointed at by R4

BY SHR R4.0, 4

10.45. Get bit

Format: tn GETBI <operand/r/t>,<bit no/r/BY>

Assembly		Name	Hex	Octal	
notation			code	code	
BYn	GETBI	byte get bit	OFCB4H+(n-1)	176264B+(n-1)	
Hn	GETBI	halfword get bit	OFCB8H+(n-1)	176270B+(n-1)	
Wn	GETBI	word get bit	OFDDOH+(n-1)	176720B+(n-1)	

Operation: bit <bit no> of <operand> -> (bit 0 of Rn)

Description:

Bit zero of the specified register is loaded with bit
bit no> of a BY, H, or W <operand>. A <bit no> greater than or equal to the number of bits of the data type or a negative <bit no> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, illegal operand value

Data status bits: (transferred bit) = $0 \rightarrow Z$

Example:

Load R1 with the BITNO bit of word variable STATUS

W1 GETBI STATUS, BITNO

ND.05.009.01

- 139 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.46. Put bit

Format: tn PUTBI <operand/w/t>,<bit no/r/BY>

Assembly		Name	Hex code	Octal code
BYn	PUTBI	byte put bit	OFDD4H+(n-1)	176724B+(n-1)
Hn	PUTBI	halfword put bit	OFDD8H+(n-1)	176730B+(n-1)
Wn	PUTBI	word put bit	OFDDCH+(n-1)	176734B+(n-1)

Operation: (bit 0 of Rn) -> bit <bit no> of <operand>

Description:

Bit zero of the specified register is stored in bit <bit no> of a BY, H, or W <operand>. The upper bits of the <operand> is unaffected, even when the destination is a word register. A <bit no> greater than or equal to the number of bits of the data type or a negative <bit no> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, illegal operand value

Data status bits: (transferred bit) = $0 \rightarrow Z$

Example:

Store bit zero of R4 in bit 4 of local byte variable FLAGS

BY4 PUTBI B.FLAGS, 4

10.47. Clear bit

Format: t CLEBI <operand/w/t>,<bit no/r/BY>

Assembly		Name	Hex	Octal
notation			code	code
BY	CLEBI	byte clear bit	OFE7DH	176175B
H	CLEBI	halfword clear bit	OFE7EH	176176B
W	CLEBI	word clear bit	OFE7FH	176177B

- 140 -

Operation: 0 -> bit <bit no> of <operand>

Description:

The specified bit of a BY, H, or W <operand> is cleared. A <bit no> greater than or equal to the number of bits of the data type or a negative <bit no> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, illegal operand value

Data status bits: 1 -> Z

Example:

Clear bit N of word register R1

W CLEBI R1, N

- 141 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.48. Set bit

Format: t SETBI <operand/w/t>,<bit no/r/BY>

Asse	embly	Name	Hex	Octal
nota	ation		code	code
BY	SETBI	byte set bit	OFE80H	176200B
H	SETBI	halfword set bit	OFE81H	176201B
W	SETBI	word set bit	OFE82H	176202B

Operation: 1 -> bit <bit no> of <operand>

Description:

The specified bit of a BY, H, or W <operand> is set. A <bit no> greater than or equal to the number of bits of the data type or a negative <bit no> will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, illegal operand value

Data status bits: (transferred bit) = 0 \rightarrow Z

Example:

Set bit FAILURE in word argument EXCEPTIONS on the alternative domain

W SETBI ALT(IND(B.EXCEPTIONS)), FAILURE

10.49. Get bit field

Format: tn GETBF <operand/r/t>,<bit no/r/BY>,<field size/r/BY>

Assembly		ly	Hex	Octal
notation		on Name	code	code
BYn	GETBF	byte get bit field	OFDEOH+(n-1)	176740B+(n-1)
Hn	GETBF	halfword get bit field	OFDE4H+(n-1)	176744B+(n-1)
Wn	GETBF	word get bit field	OFDE8H+(n-1)	176750B+(n-1)

Operation: specified bit field -> Rn

Description:

Bit 0 to <field size> - 1 of the specified register is loaded with the specified bit field. In the <operand>, the bit field is composed of the <bit no> bit and the higher numbered bits to a field size of <field size> bits. (See the section on data types in memory for an explanation of bit numbers within data types.) The <operand> may have BY, H, or W as the data type. <bit no> and <field size> are interpreted as signed byte integers.

An illegal operand value trap condition is caused if
bit no> is negative, if <field size> is zero or negative, or if
bit no> or
bit no> + <field size> is greater than the number of bits in the data type.

The upper bits of the register are zero filled.

Trap conditions: Addressing traps, illegal operand value

Data status bits:

(bit field) = 0 -> Z (bit field).leftmost bit -> S

Example:

Load R2 with a field consisting of bits 11 to 18 of the word variable 16 bytes away from the current R register

W2 GETBF R.16, 11, 8

- 143 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.50. Put bit field

Format: tn PUTBF <operand/w/t>,<bit no/r/BY>,<field size/r/BY>

Asse	mbly	Name	Hex	Octal
nota	tion		code	code
BYn	PUTBF	byte put bit field	OFDECH+(n-1)	176754B+(n-1)
Hn	PUTBF	halfword put bit field	OFDFOH+(n-1)	176760B+(n-1)
Wn	PUTBF	word put bit field	OFDF4H+(n-1)	176764B+(n-1)

Operation: Rn -> specified bit field

Description:

Bit 0 to <field size> - 1 of the specified register is stored in the specified bit field of the operand. In the <operand>, the bit field is composed of the <bit no> bit and the higher numbered bits to a field size of <field size> bits. (See the section on data types in memory for an explanation of bit numbers within data types.) The <operand> may have BY, H, or W as the data type. <bit no> and <field size> are interpreted as signed byte integers.

An illegal operand value trap condition is caused if <bit no> is negative, if <field size> is zero or negative, or if <bit no> or <bit no> + <field size> is greater than the number of bits in the data type.

Trap conditions: Addressing traps, illegal operand value

Data status bits:

(bit field) = 0 -> Z (bit field).leftmost bit -> S

Example:

Put the 8 lower bits of R2 into the the record variable FLAGSET from bit ERRFLAGS and up

W2 PUTBF R.FLAGSET, ERRFLAGS, 8

10.51. A to the I'th power

Format: tn AXI <a/r/t>,<i/r/W>

Assembly notation		Name	Hex code	Octal code
Fn	AXI	float A to the I'th power	OFCCOH+(n-1)	176300B+(n-1)
Dn	AXI	double float A to the I'th power	OFCC4H+(n-1)	176304B+(n-1)

- 144 -

Operation: <A>##<I> -> Rn

Description:

<A> to the <I>'th power is calculated and loaded into the specified
float or double float register. <A> can be float or double float. <I>
is word integer. When <I> is negative and <A> is equal to zero, it
causes an illegal operand value trap condition and the result is set
to the largest floating point number. When <I> is zero, the result is
one.

Trap conditions: Addressing traps, floating overflow, floating underflow, illegal operand value

Data status bits:

(result) = 0	>	Z
(result).signbit	->	S
(floating underflow)	->	FU
(floating overflow)	>	FO

Example:

Load 2.0 to the STATE power into F3

F3 AXI 2.0, STATE

- 145 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.52. I to the J'th power

Format: tn IXI <i/r/t>,<j/r/t>

Assembly		Name	Hex	Octal
notation			code	code
BYn	IXI	byte I to the J'th power	OFCC8H+(n-1)	176310B+(n-1)
Hn	IXI	halfword I to the J'th power	OFCCCH+(n-1)	176314B+(n-1)
Wn	IXI	word I to the J'th power	OFCDOH+(n-1)	176320B+(n-1)

Operation: <I>**<J> -> (datatype dependent part of register)

Description:

I to the $\langle J \rangle$ th power is calculated and the result is loaded into the specified register. When the data type is BY or H, the result is loaded into the lower part of the specified register. If $\langle J \rangle$ is negative and $\langle I \rangle$ is different from 1 or -1, the result will be set to zero. If $\langle J \rangle$ is negative and $\langle I \rangle$ is 0, it will cause an illegal operand value trap condition and the result is set to zero.

Trap conditions: Addressing traps, illegal operand value, integer overflow

Data status bits:

(result) = 0 -> Z
(result).signbit -> S
(overflow) -> 0

Example:

Load the byte register R1 with the cube of argument SIDE

BY1 IXI IND(B.SIDE), 3

10.53. Square root

Format: tn SQRT <argument/r/t>

Ass	embly	Name	Hex	Octal
not	ation		code	code
Fn	SQRT	float square root	OFCD4H+(n-1)	176324B+(n-1)
Dn	SQRT	double float square root	OFCD8H+(n-1)	176330B+(n-1)

Operation: SQRT(<argument>) -> Rn

Description:

The square root of the argument is calculated and the result is loaded into the specified float or double float register. A negative argument is illegal and will give a result of zero and an invalid operation trap.

Trap conditions: Addressing traps, invalid operation

Data status bits:

 $(result) = 0 \implies Z$ $(argument) < 0 \implies IVO$

Example:

Load double float register D1 with the square root of AREA

D1 SQRT AREA

10.54. Polynomial

Format: tn POLY <x/r/t>,<n/s/BY>, <cn/r/t>,...,<c1/r/t>,<c0/r/t>;

Assembly notation		Name	Hex code	Octal code
Fn	POLY	floating polynomial	OFCEOH+(n-1)	176340B+(n-1)
Dn	POLY	double float polynomial	OFCE4H+(n-1)	176344B+(n-1)

Operation:

2 n <c0> + <c1>*<x> + <c2>*<x> +....+ <cn>*<x> -> Rn

Description:

This instruction calculates a polynomial of the degree n. The result is loaded into the specified float or double float register. The instruction requires $\langle n \rangle + 1$ coefficients. $\langle n \rangle$ must always be a positive constant less than 256, otherwise an illegal operand specifier trap condition occurs.

Trap conditions: Addressing traps, floating overflow, floating underflow

Data status bits:

(result) = 0 -> Z (result).signbit -> S (floating underflow) -> FU (floating overflow) -> FO

Example:

Calculate the expression A $* X^{**2} + B * X + C$ and leave the result in F3. A, B and C are the coefficients

F3 POLY X, 2, A, B, C

10.55. Floating point remainder

Format: tn REM <x/r/t>,<y/r/t>,<q/w/t>

Assembly		Name	Hex	Octal
notation			code	code
Fn Dn	REM REM	float divide with remainder double float divide with remainder	OFE58H+(n-1) OFE5CH+(n-1)	177130B+(n-1) 177134B+(n-1)

Operation:

The remainder of $\langle x \rangle / \langle y \rangle$ in float format \rightarrow Rn The integer part of $\langle x \rangle / \langle y \rangle$ in float format $\rightarrow \langle q \rangle$

Description:

<x> is divided by <y> and the integer part of the quotient in float format stored in <q>. The remainder of the quotient in float format is loaded into the specified register.

Trap conditions: Addressing traps, floating overflow, floating underflow, divide by zero

Data status bits:

remainder = 0	->	Z
remainder.signbit	->	S
(floating underflow)	->	FU
(floating overflow)	>	FO
<y> = 0</y>	->	DZ

Example:

Divide record variables EXPENSES with AMOUNT giving UNITCOST and a remainder in $\ensuremath{\mathsf{F2}}$

F2 REM R.EXPENSES, R.AMOUNT, R.UNITCOST

10.56. Integer part

Format: tn INT <x/r/t>

Assembly notation		Name	Hex code	Octal code
Fn	INT	float integer part	OFE60H+(n-1)	177140B+(n-1)
Dn	INT	double float integer part	OFE64H+(n-1)	177144B+(n-1)

Operation: Truncated integer part of <x> in float format -> Rn

Description:

The truncated integer part of the $\langle x \rangle$ operand is calculated and loaded into the specified floating register in float format. No rounding is performed.

Trap conditions: Addressing traps

Data status bits:

result = 0 -> Z result.signbit -> S

Example:

Load F4 with the integer part of EXACT

F4 INT EXACT

...

- 149 -

10.57. Integer part with rounding

Format: tn INTR <x/r/t>

Assembly notation		Name	Hex code	Octal <u>code</u>
Fn	INTR	float integer part	OFE68H+(n-1)	177150B+(n-1)
Dn	INTR	double float integer part with rounding	OFE6CH+(n-1)	177154B+(n-1)

Operation: rounded integer part of <x> in float format -> Rn

Description:

The rounded integer part of the $\langle x \rangle$ operand is calculated and loaded into the specified floating point register in float format. The result is rounded.

Trap conditions: Addressing traps

Data status bits:

result = 0 -> Z result.signbit -> S

Example:

Load F4 with the rounded value 4 bytes away from the location pointed to by R3 on the alternative domain and force the displacement to occupy one word

F4 INTR ALT(R3.4:W)

10.58. Multiply and add

Format: tn MULAD <x/r/t>,<y/r/t>

Assembly notation		Name	Hex code	Octal code	
BYn	MULAD	byte multiply and add	OFCE8H+(n-1)	176350B+(n-1)	
Hn	MULAD	halfword multiply and add	OFCECH+(n-1)	176354B+(n-1)	
Wn	MULAD	word multiply and add	0A8H+(n-1)	250B+(n-1)	
Fn	MULAD	float multiply and add	OFCFOH+(n-1)	176360B+(n-1)	
Dn	MULAD	double float multiply and add	OFCF4H+(n-1)	176364B+(n-1)	

Operation: $Rn # \langle x \rangle + \langle y \rangle \rightarrow Rn$

Description:

The specified register is multiplied by the <x> operand, the <y> operand is added to the product and the result loaded into the register.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

(result) = 0	-> Z
(result).signbit	-> S
(carry)	\rightarrow C (integer)
0	-> C (float)
(overflow)	\rightarrow 0 (integer)
0	-> 0 (float)
(floating underflow)	-> FU
(floating overflow)	-> FO
÷ .	

Example:

Multiply halfword register R2 with 60, forcing byte constant, and add MINUTES

H2 MULAD 60:B, MINUTES

- 151 -

10.59. Sum of products

Format: tn PSUM <x/r/t>,<y/r/t>

Assembly notation		Name	Hex code	Octal code	
BYn	PSUM	byte add and multiply	OFCF8H+(n-1)	176370B+(n-1)	
Hn	PSUM	halfword add and multiply	OFCFCH+(n-1)	176374B+(n-1)	
Wn	PSUM	word add and multiply	OFDOOH+(n-1)	176400B+(n-1)	
Fn	PSUM	float add and multiply	OFDO4H+(n-1)	176404B+(n-1)	
Dn	PSUM	double float add and multiply	OFDO8H+(n-1)	176410B+(n-1)	

Operation: $\langle x \rangle = \langle y \rangle + Rn \rightarrow Rn$

Description:

The <x> operand is multiplied by the <y> operand and the product added to the specified register.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow

Data status bits:

.

(result) = 0	-> Z
(result).signbit	-> S
(carry)	-> C (integer)
0	-> C (float)
(overflow)	\rightarrow 0 (integer)
0	-> 0 (float)
(floating underflow)	-> FU
(floating overflow)	-> FO

Example:

.

Add local floats UNITCOST times UNITS to F4

F4 PSUM B.UNITCOST, B.UNITS

- 153 -

DATA TRANSFER, ARITHMETICAL AND LOGICAL INSTRUCTIONS

10.60. Load index

Format: tn LIND <index/r/t/>,<lower/r/t>,<upper/r/t>

Assembly notation Name		Hex code	Octal code		
BYn LIND	byte load index	OFDOCH+(n-1)	176414B+(n-1)		
Hn LIND	halfword load index	OFD1OH+(n-1)	176420B+(n-1)		
Wn LIND	word load index	OACH+(n-1)	254B+(n-1)		
Operation:	<index> -> Rn</index>				
	if <index> is less than <lower></lower></index>				
	or <index> is greater than <upper> then 1->K</upper></index>				
	illegal index trap c	ondition			
	else				
	0->K				
	endif				

Description:

An array index value is loaded into the specified register, checking the value against the <lower> and <upper> bounds. If the <index> operand is less than the <lower> operand or greater than the <upper> operand, the status flag bit (K) is set and an illegal index trap condition occurs. Otherwise the K flag is reset.

Trap conditions: Addressing traps, illegal index

Data status bits:

<index> = 0 -> Z <index>.signbit -> S

Example:

Load R2 with the byte value IX, with limits -10 and 10

BY2 LIND IX, -10, 10

- 154 -

10.61. Calculate index

Format: tn CIND <index/r/t>,<lower/r/t>,<upper/r/t>

Assembly notation Name		Hex code	Octal code	
BYn CIND Hn CIND Wn CIND	byte calculate index halfword calculate index word calculate index	OFD14H+(n-1) OFD18H+(n-1) OBOH+(n-1)	176424B+(n-1) 176430B+(n-1) 260B+(n-1)	
Operation:	Rn * (<upper> - <lower> + '</lower></upper>	1) + <index> -></index>	Rn	
	if <index> is less than <lo or <index> is greater than 1->K</index></lo </index>	ower> <upper> then</upper>		
	illegal index trap condi else 0->K endif	ition		

Description:

The address of an element in a multiple dimensional array is calculated. The range of the dimension, <upper> - <lower> + 1, is multiplied by the contents of the specified register. <index> is added to the product and the result loaded into the specified register. If <index> is less than the contents of the <lower> operand or greater than the <upper> operand, the flag bit is set and an illegal index trap condition occurs.

Trap conditions: Addressing traps, integer overflow, illegal index

Data status bits:

(result) = 0	-> Z
(result).signbit = 0	-> S
(overflow)	-> 0

Example:

Assuming ARRAY is declared with limits ARR(1..3,5..10,2..9), load R1 with the address of ARR(IX1,IX2,IX3), where the indexes are local word variables

W1 CIND IX1, 1, 3 W1 CIND IX2, 5, 10 W1 CIND IX3, 2, 9

11. CONTROL INSTRUCTIONS

11.1. Unconditional relative jump

Format: GO <<displacement>>

Assembly	ame	Hex	Octal
notation Na		code	code
GO:B ji	ump byte	OCOH	300B
GO:H ji	ump halfword	OC1H	301B
GO:W ji	ump word	OC2H	302B

Operation: P + <<displacement>> -> P

Description:

Performs a jump relative to the current program counter value. GO uses a direct operand and has three formats, with byte, halfword, or word displacement part. The displacement is signed and is found in the 1, 2 or 4 bytes following the instruction code. A jump to another segment is illegal and will cause an instruction sequence error trap condition.

Trap conditions: Addressing traps, instruction sequnce error

Data status bits: Unaffected

Example:

Jump to BACK (Assembler will calculate displacement)

BACK:

GO BACK

.

ND.05.009.01

CONTROL INSTRUCTIONS

11.2. Unconditional absolute jump

Format: JUMPG <address/r/W>

Assembly notation	Name	Hex	Octal code
JUMPG	jump general	ОВ4Н	264B

Operation: <address> -> P

Description:

Perform a jump to the absolute address given by the operand. JUMPG requires a general operand. Jump to alternative domain is illegal, ie. the prefix ALT is illegal in <address>. Jump to another segment will cause an instruction sequence error.

If a descriptor range trap occurs, the next instruction to be executed is the one following the JUMPG instruction ("fall through").

Trap conditions: Addressing traps, illegal operand specifier, instruction seqence error

Data status bits: Unaffected

Example:

Jump to the R1st address in a jump table described by CASETABLE

JUMPG DESC(CASETABLE)(R1)

<u>11.3.</u> Conditional jump

Formats:

IF <rel> GO <<displacement>>
IF <rel> GO <bit no/r/BY>, <<displacement>>

Operation:

```
if <rel> then
   (P)+<<displacement>> -> (P)
else
   <start of next instruction> -> (P)
endif
```

Description:

A conditional jump will cause a transfer of control if and only if a specified condition is true. Otherwise the instruction following the IF <rel> GO will be the next to be executed.

The condition is specified in terms of the status bits set by instructions operating on data values. If the condition indicated by the instruction is true, the sign-extended <<displacement>> is added to the program counter.

Conditional jump on specified bits in the status register is possible by the second format of the instruction. In this case the <rel> operand may be ST or -ST, and the <bit no> operand specifies which bit in the status register to test. <bit no> has the range 0 to 29 inclusive. Other values for <bit no> will cause an illegal operand value trap condition.

Magnitude tests are only meaningful after compare and subtract instructions, as carry is reset in load instructions. IF >>= GO and IF << GO may be used as explicit tests on carry.

Trap conditions: Addressing traps, illegal operand value

Data status bits: Unaffected

In the following table all conditional jump instructions are listed with operation code, assembly notation, data status test for jumping and name. They all have conditional jump as the first part of the name. (alt. is an abbreviation for alternate)

ND.05.009.01

CONTROL INSTRUCTIONS

.

Instruction Codes

Assembly notation	Condition	Name	Hex code	Octal code
IF = GO IF Z GO IF = GO:B IF = GO:H	Z=1	equal (alt. assembly notation) byte displacement halfword displacement	ос4н ос5н	304B 305B
IF >< GO IF -Z GO IF >< GO:B IF >< GO:H	Z=0	unequal (alt. assembly notation) byte displacement halfword displacement	0С6Н 0С7Н	306B 307B
IF > GO IF > GO:B IF > GO:H	S=0 and Z=0	greater signed	0С8н 0С9н	310B 311B
IF < GO IF S GO IF < GO:B IF < GO:H	S=1	less signed (alt. assembly notation)	OCAH OCBH	312B 313B
IF >= GO IF -S GO IF >= GO:B IF >= GO:H	S=0	greater or equal signed (alt. assembly notation)	OCCH OCDH	314B 315B
IF <= GO IF <= GO:B IF <= GO:H	S=1 or Z=1	less or equal signed	OCEH OCFH	316B 317B
IF K GO IF K GO:B IF K GO:H	K=1	flag	ODOH OD1H	320B 321B
IF -K GO IF -K GO:B IF -K GO:H	K=0	not flag	OD2H OD3H	322B 323B
IF >> GO IF >> GO:B IF >> GO:H	C=1 and Z=0	greater magnitude	OD4H OD5H	324B 325B
IF >>= GO IF C GO IF >>= GO:B IF >>= GO:H	C=1	greater or equal magnitude (alt. assembly notation)	од6н од7н	326B 327B
IF << GO IF -C GO IF << GO:B IF << GO:H	C=0	less magnitude (alt. assembly notation)	OD8H OD9H	330B 331B
IF <<= GO IF <<= GO:B IF <<= GO:H	C=0 or Z=1	less or equal magnitude	ODAH ODBH	332B 333B
IF ST GO IF ST GO:B IF ST GO:H		specified bit in status register set	OFC7BH OFD64H	176173B 176544B
IF -ST GO IF -ST GO:B IF -ST GO:H		specified bit in status register not set	OFD65H OFC84H	176545B 176204B

11.4. Loop with increment

Format: t LOOPI <index/rw/t>,<limit/r/t>,<<displacement>>

- 160 -

sembly tation	Name	Hex	Octal code
LOOPI:B LOOPI:H LOOPI:B LOOPI:H LOOPI:B LOOPI:H LOOPI:B LOOPI:H	byte loop increment byte loop increment halfword loop increment halfword loop increment word loop increment word loop increment float loop increment float loop increment	OFCDEH OFD1EH OFCDFH OFD1FH OBFH OE1H OFD1CH OFD21H	code 176336B 176436B 176337B 176437B 277B 341B 176434B 176434B
LOOPI:H	double float loop increment	OFD1DH OFD22H	176435B 176442B
	LOOPI:B LOOPI:B LOOPI:H LOOPI:B LOOPI:H LOOPI:B LOOPI:H LOOPI:B LOOPI:H LOOPI:B LOOPI:H	sembly tationNameLOOPI:Bbyte loop incrementLOOPI:Hbyte loop incrementLOOPI:Bhalfword loop incrementLOOPI:Bhalfword loop incrementLOOPI:Bword loop incrementLOOPI:Bfloat loop incrementLOOPI:Bfloat loop incrementLOOPI:Bfloat loop incrementLOOPI:Bfloat loop incrementLOOPI:Bfloat loop incrementLOOPI:Hfloat loop incrementLOOPI:Hfloat loop incrementLOOPI:Hdouble float loop incrementLOOPI:Hdouble float loop increment	semblyHex codetationNamecodeLOOPI:Bbyte loop incrementOFCDEHLOOPI:Hbyte loop incrementOFD1EHLOOPI:Bhalfword loop incrementOFCDFHLOOPI:Hhalfword loop incrementOFD1FHLOOPI:Bword loop incrementOFD1FHLOOPI:Bword loop incrementOBFHLOOPI:Bfloat loop incrementOFD1CHLOOPI:Bfloat loop incrementOFD1CHLOOPI:Bfloat loop incrementOFD1CHLOOPI:Bdouble float loop incrementOFD21HLOOPI:Bdouble float loop incrementOFD1DHLOOPI:Hdouble float loop incrementOFD22H

Operation:	<pre>if <index>+1 -> <index> > <limit> then (address of next instruction) -> P else</limit></index></index></pre>
	P+< <displacement>> -> P endif</displacement>

Description:

The index is incremented by one and compared with the limit. If it is less than or equal to the limit the signed displacement is added to the program counter, otherwise the control goes to the next instruction.

Normally the LOOPI instruction will be placed at the end of the loop, with a negative displacement. The displacement is the number of bytes from the first byte of the loop to the first byte of the LOOPI instruction.

<index> and <limit> have the same data type, which may be BY, H, W, F or D. <<displacement>> is a byte or halfword direct operand, depending on the instruction. CONTROL INSTRUCTIONS

```
Trap conditions: Addressing traps, integer overflow
Data status bits:
   <modified index> = 0
                        -> Z
   <modified index>.signbit -> S
  0
                            -> 0
                                  (float)
                             -> 0 (integer)
-> C (float)
   (overflow)
  0
   (carry from most significant bit) -> C (integer)
Example:
Repeat the instructions from AGAIN until local byte COUNTER reaches
100
AGAIN: .
       ٠
```

BY LOOPI B.COUNTER, 100, AGAIN

11.5. Loop with decrement

Format: t LOOPD <index/rw/t>,<limit/r/t>,<<displacement>>

- 162 -

Assembly notation	Name	Hex code	Octal code	
BY LOOPD:B BY LOOPD:H H LOOPD:B H LOOPD:H W LOOPD:B W LOOPD:B F LOOPD:B F LOOPD:H D LOOPD:H D LOOPD:H	byte loop decrement byte loop decrement halfword loop decrement halfword loop decrement word loop decrement float loop decrement float loop decrement double float loop decrement double float loop decrement	OFD23H OFD28H OFD24H OFD29H OFD25H OFD26H OFD26H OFD2BH OFD27H OFD2CH	176443B 176450B 176444B 176451B 176452B 176452B 176452B 176453B 176453B 176453B 176454B	
Operation:	<pre>if <index>-1 -> <index> < <limit> (address of next instruction) -> P else P+ <<displacement>> -> P</displacement></limit></index></index></pre>	then		

Description:

endif

The index is decremented by one and compared with the limit. If it is greater than or equal to the limit the signed displacement is added to the program counter, otherwise control goes to the next instruction.

Normally the LOOPD instruction will be placed at the end of the loop, with a negative displacement. The displacement is the number of bytes from the first byte of the loop to the first byte of the LOOPD instruction.

<index> and <limit> have the same data type, which may be BY, H, W, F or D. <<displacement>> is a byte or halfword direct operand, depending on the instruction.

CONTROL INSTRUCTIONS

```
Trap conditions: Addressing traps, integer overflow
Data status bits:
   <modified index> = 0
                                      -> Z
   <modified index>.signbit
                                      -> S
   0
                                      \rightarrow 0 (float)
   (overflow)
                                      \rightarrow 0 (integer)
   0
                                      -> C
                                             (float)
   (carry from most significant bit) -> C (integer)
Example:
Repeat from TOP until word register R3 is decremented to zero
TOP: .
```

W LOOPD R3, 0:W, TOP

11.6. Loop general

Fo	rmat:	LOOP	<index rw="" t="">,<step r="" t="">,<limit r="" t="">,<displacement>></displacement></limit></step></index>				
As no	sembly tation	Name		Hex code	Octal code		
BY BY H W W F F D D	LOOP:B LOOP:H LOOP:B LOOP:H LOOP:B LOOP:H LOOP:B LOOP:H LOOP:B LOOP:H	byte byte halfw halfw word word float float doubl doubl	loop general step loop general step ord loop general step ord loop general step loop general step loop general step loop general step e float loop general step e float loop general step	OFD2DH OFD32H OFD32H OFD33H OFD33H OFD34H OFD30H OFD35H OFD31H OFD36H	176455B 176456B 176456B 176453B 176457B 176464B 176460B 176465B 176465B 176466B		
Operation:		if < i e endif if < e endif if < i endif	<pre>if <step> positive then if <index>+<step> -> <index> > <limit> then (address of next instruction) -> P else P+ <<displacement>> -> P endif endif if <step> negative then if <index>+<step> -> <index> < <limit> then (address of next instructon) -> P else P+ <<diplacement>> -> P endif endif if <step> = zero then illegal operand value trap condition</step></diplacement></limit></index></step></index></step></displacement></limit></index></step></index></step></pre>				

- 164 -

Description:

<step> is added to <index>. If the sign of <index> - <limit> i s equal to the sign of <step> the control goes to the next instruction. Otherwise the signed displacement is added to the program counter.

Normally the LOOP instruction will be placed at the end of the loop, with a negative displacement. The displacement is the number of bytes from the first byte of the loop to the first byte of the LOOPI instruction.
<index>, <step> and <limit> have the same data type, which may be BY, H, W, F or D. <<displacement>> is a byte or halfword direct operand, depending on the instruction.

A step size of zero will cause an illegal operand value trap.

Trap conditions: Addressing traps, integer overflow, floating overflow, floating underflow, illegal operand value

Data status bits:

<modified index=""> = 0</modified>	> Z	
<modified index="">.signbit</modified>	-> S	
(carry from most significant bit)	-> C	(integer)
0	-> C	(float)
(overflow)	-> 0	(integer)
0	-> 0	(float)
(floating underflow)	-> FU	
(floating overflow)	-> FO	

Example:

Execute the statements from LABELL with float record variable SIZE being incremented by 3.5 for each iteration up to a maximum of 35

LABELL: .

F LOOP SIZE, 3.5, 35, LABELL

ND.05.009.01

11.7. Call subroutine general

Format: CALLG <subr. addr/r/W>,<no of arg/s/BY>, <arg1/aa/W>,...,<argn/aa/W>;

Assembly	Name	Hex	Octal
notation		code	code
CALLG	call subroutine general	OB5H	265B

- 166 -

Operation:

Calculate the effective addresses of the arguments and prepare for the entry point at <subr. addr.>. Jump to the subroutine entry point found at that address.

Description:

Call the subroutine at the address specified by the <subr. addr.> argument. This is a general operand and it <u>must</u> refer to an entry point instruction. Otherwise an instruction sequence error trap condition occurs.

The effective address of the arguments in the instruction is calculated and temporarily stored for use by the entry point instruction.

The <no of arg> operand must be a constant byte integer less than 256. Other data types which are not constants will cause an illegal operand specifier trap condition.

The arguments are always interpreted as word integer. The data type dependent addressing modes (post indexed or descriptor address code format) should be used with care, as the result will be wrong for arguments of other data types than word. <argn> operands of type register or constant will cause an illegal operand specifier trap condition, as neither registers nor constants have an address in data memory. The arguments may not be prefixed by the operand specifier trap prefix ALT; this will cause an illegal operand specifier trap condition.

A subroutine on the current segment is called by its address. A subroutine on another segment is called by its segment number in the upper 5 bits of the address and the routine number on the segment in the lower 27 bits. A detailed discussion is found in the memory management section.

Trap conditions: Addressing traps, call trap, illegal operand specifier, instruction sequnce error

Data status bits: Unaffected

Example:

Call routine PRINT with arguments UNIT, FORMAT and the local variable VALUE

CALLG PRINT, 3, UNIT, FORMAT, B.VALUE

.

<u>11.8.</u> Call subroutine absolute

Format:	CALL	< <subr. addr.="">>,<no arg="" by="" of="" s="">, <arg1 aa="" w="">,<argn aa="" w=""></argn></arg1></no></subr.>		
Assembly notation	Name		Hex code	Octal code
CALL	call	subroutine absolute	OC3H	303B

Operation:

Calculate the effective addresses of the arguments and prepare for the entry point at <<subr. addr.>>. Jump to the subroutine entry point found at that address.

Description:

Call the subroutine at the address specified by the <<subr. addr.>> argument. The subroutine address is a direct operand; the four bytes following the instruction code are taken as the subroutine address. The address <u>must</u> refer to an entry point instruction. Otherwise an instruction sequence error trap occurs.

The effective address of the arguments in the instruction is calculated and temporarily stored for use by the entry point instruction.

The <no of arg> operand must be a constant byte integer, ie. less than 256. Other data types which are not constants will cause an illegal operand specifier trap condition.

The arguments are always interpreted as word integer. The data type dependent addressing modes (post indexed or descriptor address code format) should be used with care, as the result will be wrong for arguments of other data types than word. <argn> operands of type register or constant will cause an illegal operand specifier trap condition, as neither registers nor constants have an address in data memory. The arguments may not be prefixed by the operand specifier trap prefix ALT; this will cause an illegal oprand specifier trap condition.

A subroutine on the current segment is called by its address. A subroutine on another segment is called by its segment number in the upper 5 bits of the address and the routine number on the segment in the lower 27 bits. A detailled discussion is found in the memory management section.

Trap conditions: Addressing traps, call trap, illegal operand specifier, instruction sequnce error

Data status bits: Unaffected

Example:

Call SUBR with the <u>value</u> of local word variable READONLY. Value transfer should be used with word size data items only

CALL SUBR, 1, IND(B.READONLY)

<u>11.9. Initialize stack</u>

Format: INIT <<bottom of stack/r/W>>, <stack demand of main program/r/W>, <total system stack demand/r/W>

Assembly notation	Name			Hex code	Octal code
INIT	initialize stack			ODCH	334B
Operation:					
< <bottom o<="" td=""><td>f stack>></td><td>-></td><td>new.B</td><td></td><td></td></bottom>	f stack>>	->	new.B		
< <bottom o<br=""><total sys<="" td=""><td>f stack>> + tem stack demand></td><td>-></td><td>TOS (top of stack r</td><td>register)</td><td></td></total></bottom>	f stack>> + tem stack demand>	->	TOS (top of stack r	register)	
< <bottom o<br=""><stack dem<br="">0 0</stack></bottom>	f stack>> + and of main program>	-> -> ->	newB.SP (next B) newB.PREVB newB.RETA -> L		

- 170 -

Description:

The stack is initialized according to the instruction operands: The direct operand <<bottom of stack>> is a 4 byte absolute address, which is loaded into the B register. The B.SP location, the stack pointer, is loaded with the sum of <<bottom of stack>> and <stack demand of main program>. <<bottom of stack>> and <total system stack demand> is added and the result is loaded into the top of stack register, TOS. PREVB and RETA are cleared.

Trap conditions: Addressing traps

Data status bits: Unaffected

Example:

Initialize a new stack at FRAME, requiring 010000H stack locations for the system, 01000H for the main program

INIT FRAME, 010000H, 01000H

11.10. Subroutine entry points

Formats:

ENTM <<body>

</body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body></body>

ENTD

- ENTS <stack demand/r/W>
- ENTSN <stack demand/r/W>,<max no. of arg./r/W>
- ENTF <<address of local data area/r/W>>
- ENTFN <<address of local data area/r/W>>,<max no. of arg./r/W>
- ENTT <trap handler main program stack demand/r/W>, <total trap handler stack demand/r/W>
- ENTB <log size/r/BY>

Operation:

Perform local data area initialization depending on the type of entry point.

Description:

The entry point instruction specifies the kind of local data area initialization performed on execution of a subroutine call instruction. This initialization includes transfer of the argument addresses to the new local data area at subroutine entry points, and saving of the current register block in the new local data area at the trap handler entry point.

Execution of an entry point instruction (except ENTT) not as a result of a subroutine call will cause an instruction sequence error trap condition. ENTT may only be executed as a result of a trap, and may not be used as an entry point by a CALL of CALLG. ENTM - enter module

Annowhles			
notation		Hex code	Octal code
ENTM < <bottom of="" r="" stack="" w="">>, <stack demand="" main="" of="" prog<br=""><total demand<="" stack="" system="" td=""><td>ram/r/W>, /r/W></td><td>ODFH</td><td>337в</td></total></stack></bottom>	ram/r/W>, /r/W>	ODFH	337в
Description:			
When the ENTM entry point is us will be a stack overflow trap greater than or equal to <total s<="" td=""><td>ed, a new stack is initia o if <stack demand="" main<br="" of="">stack demand of program sy</stack></td><td>lized. progra stem>.</td><td>There am> is</td></total>	ed, a new stack is initia o if <stack demand="" main<br="" of="">stack demand of program sy</stack>	lized. progra stem>.	There am> is
Trap conditions: Addressing tr overflow	aps, instruction seqence	error,	stack
Initializations performed:			
TOS (top of stack register) < <bottom of="" stack="">></bottom>	-> IND(oldB.SP) -> new.B		
< <bottom of="" stack="">> + <total demand="" stack="" system=""></total></bottom>	-> TOS		
oldB (return address)	-> newB.PREVB -> newB.RETA -> L		
< <bottom of="" stack="">> + <stack demand="" main="" of="" program=""></stack></bottom>	-> newB.SP		
(number of arguments) (addresses of arguments)	-> newB.N -> newB.arg		

- 172 -

ENTD - enter subroutine directly

Assembly		Octal	
notation		code	
ENTD	09CH	234B	

Description:

With ENTD as entry point, no initialization of local data area or parameter address transfer is performed. If the subroutine calls other subroutines, the L register must be saved and restored explicitly.

Trap conditions: Addressing traps, instruction sequnce error

Initializations performed:

(return address) -> L

ENTS - enter stack subroutine

Assembl	y	Hex	Octal
notatio	on	code	code
ENTS	<stack demand="" r="" w=""></stack>	OB8H	270B

- 174 -

Description:

<stack demand> is the number of bytes needed for the local data field of the subroutine, including the predefined locations PREVB, RETA, SP, AUX and N (a total of 20 bytes). There will be a stack overflow trap condition if newB + <stack demand> is greater than or equal to TOS.

Trap conditions: Addressing traps, stack overflow, instruction sequence error

ENTSN - enter maximum number of arguments stack subroutine

Assembly notation			Octal code	
ENTSN	<stack demand="" r="" w="">,<max arg.="" no.="" of="" r="" w=""></max></stack>	OBAH	272B	

Description:

ENTSN is similar to ENTS, but in addition the <no. of arg.> operand of the call subroutine instruction is compared against the <max no. of arguments> operand. If the number of arguments supplied with the call instruction is greater than the maximum number of arguments in the ENTSN instruction this will cause an illegal operand value trap condition and the program may be trapped. The maximum number of parameters allowed will be transferred to the stack, the remaining ignored.

Trap conditions: Address trap fetch, instruction sequnce error, illegal operand value, stack overflow

Initializations performed:

oldB.SP	->	newB
oldB	->	newB.PREVB
(return address)	->	newB.RETA -> L
newB + <stackdemand></stackdemand>	->	newB.SP
(number of arguments)	->	newB.N
(addresses of arguments)	->	newB.arg

ENTF - enter subroutine

Assembly		Hex	Octal	
notation		code	code	
ENTF	< <address area="" data="" local="" of="" r="" w="">></address>	ODDH	33 5B	

ODDH 335B

Description:

Enter subroutine with fixed data area. Variables will keep their values between calls.

Trap conditions: Addressing traps, instruction sequnce error

ENTERN - enter maximum number of arguments subroutine

Assembl	ly	Hex	Octal
notatio	on	code	code
ENTFN	< <address area="" data="" local="" of="" r="" w="">>, <max arg.="" no.="" of="" r="" w=""></max></address>	ODEH	336B

Description:

ENTFN is similar to ENTF, but in addition the <no. of arg.> operand of the call subroutine instruction is compared against the <max no. of arguments> operand. If the number of arguments supplied with the call instruction is greater than the maximum number of arguments in the ENTFN instruction this will cause an illegal operand value trap condition and the program may be trapped. The maximum number of parameters allowed will then be transferred to the stack, the remaining ignored.

Trap conditions: Addressing traps, illegal operand value, instruction segence error

Initializations performed:

< <address area="" data="" local="" of="">></address>	->	newB		
oldB	->	newB.PREVB		
(return address)	->	newB.RETA .	->	L
oldB.SP	->	newB.SP		
(number of arguments)	->	newB.N		
(addresses of arguments)	->	newB.ARG		

ENTT - enter trap handler

Assembl	Ly	Hex	Octal
notatic	on	code	code
ENTT	<trap demand="" handler="" main="" program="" r="" stack="" w="">,</trap>	OBCH	274B

- 176 -

<total trap handler stack demand/r/W>

Description:

ENTT is trap handler entry point. A trap handler is invoked when a trap condition arises and the trap enable bit is set for the trap in question. When a trap handler routine is invoked, the start address is taken from a trap handler entry point vector. The THA register holds the address of this vector. The area following the trap handler vector is used as local data area for the invoked trap handler routine. It has a special layout illustrated in the chapter on traps.

The register block is stacked in the following sequence:

arg2	:	Р	arg18	:	ST1	arg34	:	CTE2
3	:	L	- 19	:	ST2	35	:	MTE1
4	:	В	20	:	PS	36	:	MTE2
5	:	R	21	:	TOS	37	:	TEMM1
6	:	I1	22	:	LL	38	:	TEMM2
7	:	I2	23	:	HL	39	:	mic
8	:	I3	24	:	THA	40	:	mic
9	:	I4	25	:	CED		-	
10	:	A1	26	:	CAD			
11	:	A2	27	:	CES			
12	:	A3	28	:	CAS			
13	:	A4	29	:	mic			
14	:	E1	30	:	mic			
15	:	E2	31	:	OTE1			
16	:	E3	32	:	OTE2			
17	:	E4	33	:	CTE1			

'mic' indicates registers accessible to microprogram only.

Following the register block is 10 words of program memory, starting at the first word containing the first byte of the instruction causing the trap. Trapping P' (the address of the first byte of the instruction causing the trap) points to a byte in the first word; the byte number is the two lower bits of 'trapping P'.

Trap conditions: Addressing traps, instruction sequnce error

Initializations performed: THA (trap handler register) + 256 -> newB 0 -> newB.PREVB 0 -> newB.RETA -> L newB + <trap handler main program stack demand/r/W> -> newB.SP (address of the instruction that caused the trap) -> newB.arg1 (register block) -> newB.arg2..newB.arg40 (10 words op program memory) -> newB.arg41..newB.arg50 newB + <total trap handler stack demand/r/W> -> TOS (top of stack)

-	178	-
---	-----	---

Assem	bly	Hex	Octal
notat	ion	code	code
ENTB	<log by="" r="" size=""></log>	OBDH	275B

ENTB - enter subroutine with buddy allocation

Description:

A local data area of size 2**<log size> number of words is allocated from the heap and the subroutine is entered. There will be a stack overflow trap if there are no elements of the specified size (or larger) available from the heap. (See the chapter on buddy allocation for a detailed discussion.)

Trap conditions: Addressing traps, stack overflow, instruction sequence error

Initializations performed:

(address of an element from the heap)	-> newB
oldB	-> newB.PREVB
(return address)	-> newB.RETA -> L
oldB.SP	-> newB.SP
log size	-> newB.LOG
(number of arguments)	-> newB.N
(addresses of arguments)	-> newB.ARG

11.11. Subroutine return

Assembly notation	Name	Hex code	Octal code
RET RETK RETD RETT IF K RET RETB RETBK	clear flag return from subroutine set flag return from subroutine return from direct subroutine trap handler return if flag set subroutine return buddy subroutine return set flag buddy subroutine return	080H 081H 082H 083H 09DH 0FE1CH 0FE1DH	200B 201B 202B 203B 235B 177034B 177035B
Operation:			
RET:	0 -> STATUS.K oldB.PREVB -> newB oldB.RE	ΓΑ - > Ρ ·	-> L
RETK:	1 -> STATUS.K oldB.PREVB -> newB oldB.RE	ΓΑ -> Ρ ·	-> L
RETD:	L -> P		
RETT:	The register block is loaded from B.arg2 OTE is loaded from the domain information The status register is loaded partly from 1 and partly from domain information table (a	B.arg40 table B.arg18. see chap	.Barg19 ter 3)
IF K RET:	<pre>If STATUS.K = 1 then oldB.PREVB -> newB oldB.RETA -> P -> 1 endif</pre>	L	
RETB:	Local data area released to heap 0 -> STATUS.K oldB.PREVB -> newB oldB.RE	TA -> P ·	-> L
RETBK:	Local data area released to heap 1 -> STATUS.K oldB.PREVB -> newB oldB.RE	ra -> p .	-> L

Description:

RET, RETK

Return from subroutine with local data area. The new base register and return address are taken from the current local data area. RETK will set the flag bit of the status register; RET will clear it.

IF K RET

If the flag bit K is set when the IF K RET instruction is executed, a subroutine return is performed with the flag bit remaining set. Otherwise the control goes to the next instruction.

RETD

Load the new program counter from the link register.

RETT

Return from the trap handler. When RETT is executed, the register block is loaded from the first part of trap handler data area. The non-ignorable and fatal status bits are loaded from the domain information table. The OTE register is loaded from the domain information table. PREVB and RETA are not used or tested. CED of the trapped domain is compared to actual CED. If they are unequal, CED is changed back to trapped domain.

RETB, RETBK

Return from subroutines with heap elements as local data area. The local data field is released to the heap described by the variables pointed at by the TOS register. (See section about heap management for further explanation.)

Trap conditions: Stack underflow, address zero trap

Data status bits: Unaffected

The programmer must ensure that the appropriate return instruction is executed. Subroutines entered through an ENTS, ENTSN, ENTF or ENTFN instruction should be left through a RET, RETK or IF K RET instruction. ENTD routines should be left through RETD, ENTT routines through RETT, ENTB routines through RETB or RETBK.

If oldB.PREVB or oldB.RETA (L register if RETD) is zero, the return instruction (except RETT) will compare CAD to CED. If they are equal or CAD is zero a stack underflow trap condition occurs. If CAD is not equal to CED the current domain is changed back to CAD and the B, P and CAD registers are loaded from the domain information table.

RETT will compare the domain number of the trapped domain (saved on the trap handler stack) to the current executing domain. If they are equal, RETT returns within the same domain. Otherwise RETT changes the domain to the domain number saved on the stack.

12.1. Introduction

The string handling instructions make special use of the I1 and I2 registers as pointers to the source and destination string respectively. I2 is used only for those instructions which have a destination operand.

The operand in the instruction is the address of a string descriptor giving the start address of the string and its length. A DESC prefix is not allowed in the operand specifier; the descriptor addressing format is implicit in string instructions.

The register contains the character number within the string, starting at zero. It is not initialized before the instruction is executed and may be set by the user to point at any character. Characters outside the range indexed by the string instruction are unaffected.

Some instructions will refer to a translation table. This is 256 contiguous bytes and a translation is a reference in this table with the byte to be translated as an index. In the instruction descriptions Tr(S(I1)) means that the specified element is translated via a translation table.

The data status bits Z, O, S and the K flag may be affected by the string operations. The data status bits not mentioned in the string instruction description are all zero after the execution of the instruction. Carry is always cleared.

Execution of an instruction may terminate for various reasons and the termination condition sets the K, Z and/or S status bits. Destination full termination implies that $1 \rightarrow K$. Execution termination for reasons other than destination full implies that $0 \rightarrow K$. Status of the Z and S bit depends on the instruction.

After execution I1 and I2 point to the next element or the last element, depending on the termination conditions. Source string empty or destination full implies that I1 and I2 point to the next element. Next element is the first one not referred to by the instruction; if the end of the string is reached it is to the first character beyond the end of the string. String compare, until, while, translate until etc. have a third termination condition which implies that I1 and I2 point to the last element which was examined/moved.

When more than one termination condition is reached at the same time, the instruction terminates with the first of these mentioned in the termination condition list of the instruction.

Strings occupying the same locations in memory are said to be <u>overlapping</u>. If the source and destination operands overlap, the result will be as intended only if the old contents an element in the source string is moved out before it is overwritten with a new value. In cases where the length of the string operands can be determined prior to start of execution, the microcode will take care of overlap if neccessary by operating on the string elements in reverse order.

For instructions containing a 'while' or 'until' condition, the length is not determined before execution has been started, and it is not possible to predict the degree of overlapping. The programmer must ensure that strings do not overlap, otherwise the results are unpredictable.

Instruction descriptions use the following notation:

- <=operand=> : Implicit descriptor operand, ie. the specified operand is a descriptor and the operand of the instruction is accessed via this descriptor.
- :- : "is set to point at."
- S(I1) : I1'th character in source string
- D(I2) : I2'th character in destination or source-2 string

12.2. String move

Format: t SMOVE <=source/r/t/I1=>,<=dest/w/t/I2=>

Assembly notation		Name	Hex code	Octal code	
BI	SMOVE	bit string move	OFD66H	176546B	
BY	SMOVE	byte string move	OFD67H	176547B	
Η	SMOVE	halfword string move	OFD68H	176550B	
W	SMOVE	word string move	OFD69H	176551B	
F	SMOVE	float string move	OFD6AH	176552B	
D	SMOVE	double float string move	OFD6BH	176553B	
One	wation	while not and of string do			

- 184 -

Operation:	while not end of st	ring do	
	$S(I1) \rightarrow D(I2),$	I1+1 -> I1,	I2+1 -> I2
	enddo		

Description:

String elements are moved from the source string to the destination string until the source is empty or the destination is full. Overlap is taken care of.

Terminating conditions:

source empty: K = 0 I1, I2 :- next element destination full: K = 1 I1, I2 :- next element

Example:

Move the double float array whose descriptor is argument DATABLOCK to the area described by local descriptor COPY

W1 CLR; W2 CLR D SMOVE IND(B.DATABLOCK), B.COPY

12.3. String move while

Format:	BY	SMVWH	<=source/r/BY/I1=>,<=dest/w/BY/I2=>,
			<mask by="" r="">, <test by="" r=""></test></mask>

Assembly notation		Name	Hex code	Octal code
BY	SMVWH	byte string move while	OFD72H	176562B

Operation: while S(I1) AND <mask> = <test> do S(I1) -> D(I2), I1+1 -> I1, I2+1 -> I2 enddo

Description:

Bytes are moved from the source string to the destination string. When the moved byte "anded" with <mask> is equal to <test>, the moving continues until the source string is empty or the destination string is full. Overlap is not taken care of.

Terminating conditions:

source empty:	K = 0	Z = 1	I1, I2 :- next element
destination full:	K = 1	Z = 1	I1, I2 :- next element
different byte found:	K = 0	Z = 0	I1, I2 :- last element

Example:

Copy characters from INPUT to BUFFER as long as the characters are in the range 100B to 177B, starting at current character positions in I1 and I2 $\,$

BY SMVWH INPUT, BUFFER, 300B, 100B

12.4. String move until

Format:	BY	SMVUN	<=source/r/BY/I1=>,<=dest/w/BY/I2=>,
			<mask by="" r="">, <test by="" r=""></test></mask>

Asse	mbly	Name	Hex	Octal	
nota	tion		code	code	
BY	SMVUN	byte string move until	OFD73H	176563B	

- 186 -

Operation: while S(I1) AND <mask> >< <test> do S(I1) -> D(I2), I1+1 -> I1, I2+1 -> I2 enddo

Description:

Bytes are moved from source to destination until the source is empty, the destination is full or the next byte "anded" with <mask> to be moved is equal to <test>. Overlap is not taken care of.

Terminating conditions:

source empty:	K = 0	Z = 0	I1, I2 :- next element
destination full:	K = 1	Z = 0	I1, I2 :- next element
equal byte found:	K = 0	Z = 1	I1, I2 :- last element

Example:

Copy characters from argument ARG on the alternative domain to the global string LINE in the current domain

W1 CLR; W2 CLR BY SMVUN ALT(IND(B.ARG)), LINE, 377B, 47B

12.5. String move translated

Format: BY SMVTR <=source/r/BY/I1=>,<=dest/w/BY/I2=>, <trans table/aa/BY>

Ass	embly	Name	Hex	Octal	
not	ation		code	code	
BY	SMVTR	byte string move translated	OFD74H	176564B	

Operation: while not end of strings do $tr(S(I1)) \rightarrow D(I2)$, $I1+1 \rightarrow I1$, $I2+1 \rightarrow I2$ enddo

Description:

Bytes from the source string are translated via a translation table found at the address specified in the operand <trans table>. Translated bytes are moved from source to destination string until the source is empty or the destination is full. Overlap is taken care of.

Terminating conditions:

source empty:	K = 0	I1, I2 :- next element
destination full:	K = 1	I1, I2 :- next element

Example:

Convert the string CHARACTERS from EBCDIC to ASCII

W1 CLR; W2 CLR BY SMVTR CHARACTERS, CHARACTERS, EBCDIC2ASCII

12.6. String move translated until

Format:	BY SMVTU <=source/r/BY/I1=>,<=dest/w/BY/I2=>, <trans aa="" by="" table=""></trans>								
Assembly notation	Name	Hex Octal code code							
BY SMVTU	byte string move translated until	OFD75H 176565B							
Operation:	<pre>while tr(S(I1)) >< ASCII "escape" and not end of string do if tr(S(I1)) >< zero then tr(S(I1)) -> D(I2), I2+1 -> endif I1+1 -> I1</pre>	12							
	enddo								

- 188 -

Description:

Bytes from the source string are translated via the translation table found at the address specified in the operand <trans table>. Translated bytes are moved from source to destination string if they are not zero. The move operation stops if the translated byte is equal to ASCII "escape" (01BH or 33B), the source is empty or the destination full. Overlap is not taken care of.

Terminating conditions:

source empty:K = 0Z = 0I1, I2 :- next elementdestination full:K = 1Z = 0I1, I2 :- next element"escape" found:K = 0Z = 1I1, I2 :- last element

Example:

Remove ASCII Nulls and translate to uppercase the string described by record variable TEXT, copying it to the string described by TEXT2, starting at the current position

BY SMVTU R.TEXT, TEXT2, UPPERCASETABLE

12.7. String move n elements

Format: t SMOVN <=source/r/t/I1=>,<=dest/w/t/I2=>,<n/r/W>

Assembly	Name	Hex	Octal	
notation		code	code	
BI SMOVN	string move n bits	OFD76H	176566B	
BY SMOVN	string move n bytes	OFD77H	176567B	
H SMOVN	string move n halfwords	OFD78H	176570B	
W SMOVN	string move n words	OFD79H	176571B	
F SMOVN	string move n floats	OFD7AH	176572B	
D SMOVN	string move n double floats	OFD7BH	176573B	

_							
Operation:	Move	n	elements	from	source	to	destination

Description:

N items are moved from source to destination string, unless the source is empty or the destinaton full. Overlap is taken care of.

Terminating conditions:

source empty:	K = 0	Z = 0	I1, I2 :- next element
destination full:	K = 1	Z = 0	I1, I2 :- next element
n items moved:	K = 0	Z = 1	I1, I2 :- next element

Example:

Copy next 64 bits from S1 to start of S2, both global descriptors

W2 CLR BI SMOVN S1, S2, 64

12.8. String fill

Format: tn SFILL <=dest/w/t/I2=>

Assembly		Name	Hex	Octal		
notation			code	code		
BIn BYn Hn Wn Fn Dn	SFILL SFILL SFILL SFILL SFILL SFILL	bit string fill byte string fill halfword string fill word string fill float string fill double float string fill	OFD7CH+(n-1) OFD80H+(n-1) OFD84H+(n-1) OFD88H+(n-1) OFD8CH+(n-1) OFD8CH+(n-1)	176574B+(n-1) 176600B+(n-1) 176604B+(n-1) 176610B+(n-1) 176614B+(n-1)		

- 190 -

Operation: Rn -> every element of <=dest=>

Description:

The contents of the specified register are put into every element of the destination string.

Terminating conditions: K = 1 I2 :- next element

Data status bits: All cleared

Example:

Fill the remaining characters of STRING with ASCII spaces (40B)

BY3 := 40B BY3 SFILL STRING

12.9. String fill n elements

Format:

tn SFILLN <=dest/w/t/I2=>,<n/r/W>

Assembly notation		Name				Hex code	Octal code		
BIn BYn Hn Wn Fn Dn	SFILLN SFILLN SFILLN SFILLN SFILLN SFILLN	string string string string string string	fill fill fill fill fill fill fill	n n n n n	bits bytes halfwords words floats double float	OFD94H+(n-1) OFD98H+(n-1) OFD9CH+(n-1) OFDA0H+(n-1) OFDA4H+(n-1) OFDA8H+(n-1)	176624B+(n-1) 176630B+(n-1) 176634B+(n-1) 176640B+(n-1) 176644B+(n-1) 176650B+(n-1)		

Operation: Rn -> n first elements of <=dest=>

Description:

If the number of elements in the destination string is greater than n, the contents of the specified register are stored in the n first elements of the destination string. Otherwise all elements of the destination string are filled with the contents of the register.

Terminating conditions:

destination full: K = 1 Z = 0 I2 :- next element n elements filled: K = 0 Z = 1 I2 :- next element

Example:

Zero fill the lower 100 words of the word string described by local FI

W1 CLR; W2 CLR W1 SFILLN B.FI, 100

12.10. String compare

Format: BY SCOMP <=source-1/r/BY/I1=>,<=source-2/r/BY/I2=>

Assembly notation	Name	Hex code	Octal code
BY SCOMP	byte string compare	OFDACH	176654B
Operation:	while S(I1) = D(I2) do I1+1 -> I1, I2+1 -> I2 enddo		

Description:

Bytes from the source-1 string are compared to the corresponding bytes in the source-2 string until unequal bytes are found, or until the end of source-1 or source-2 string is reached. When unequal bytes are found, the status bits Z and S and the K flag will indicate the termination condition. The byte elements are considered to be unsigned values.

Terminating conditions:

exact match:	K	Ξ	0	Z	Ξ	1	S	=	0	I1,	12	:-	next	element
source-1 string longer than source-2:	K	=	0	Z	=	0	S	=	0	I1,	12	:-	next	element
source-1 string shorter than source-2:	K	=	0	Z	=	0	S	=	1	I1,	12	:-	next	element
greater byte in source-1 found:	K	=	1	Z	Ξ	0	S	=	0	I1,	12	:-	last	element
less byte in source-1 found:	K	Ξ	1	Z	=	0	S	=	1	I1,	12	:-	last	element

Example:

Scan INPUTLINE and local COMMAND from the current positions until different characters or end of string is detected

BY SCOMP INPUTLINE, B.COMMAND

12.11. String compare translated

Format:	BY	SCOTR	<=source-1/r/BY/I1=>,<=source-2/w/BY/I2=>,
			<trans aa="" by="" table=""></trans>

Assembly notation	Name	Hex code	Octal code
BY SCOTR	byte string compare translated	OFDADH	176655B
Operation:	while tr(S(I1)) = tr(D(I2)) do I1+1 -> I1, I2+1 -> I2 enddo		

Description:

Translated bytes from the source-1 string are compared to the corresponding translated bytes in the source-2 string. This comparison continues until unequal bytes are found, or until the end of the source-1 or source-2 string is reached. The byte elements are considered to be unsigned values.

Terminating conditions:

exact match:	K = 0	Z = 1	S = 0	I1,	I2 :·	- next	element
source-1 string longer than source-2:	K = 0	Z = 0	S = 0	I1,	I2 :	- next	element
source-1 string shorter than source-2:	K = 0	Z = 0	S = 1	I1,	I2 :	- next	element
greater byte in source-1 found:	K = 1	Z = 0	S = 0	I1,	12 :	- last	element
less byte in source-1 found:	K = 1	Z = 0	S = 1	I1,	I2 :	- last	element

Example:

Scan INPUTLINE and local COMMAND from the current position until end of string or different characters, converting to uppercase

BY SCOTR INPUTLINE, B.COMMAND, UPPERCASE

12.12. String compare with pad

Format:	BY SCOPA <=source-1/r/BY/I2 <=source-2/r/BY/I2	1=>, 2=>, <pad by="" r=""></pad>	
Assembly notation	Name	Hex code	Octal code
BY SCOPA	string compare with pad	OFDBEH	1 7 6676B
Operation:	while S(I1) = D(I2) do I1+1 -> I1, I2+1 -> I2 enddo		

Description:

Bytes from the source-1 string are compared to the corresponding bytes in the source-2 string until unequal bytes are found, or until the end of strings are reached. If the lengths of the source-1 and source-2 strings are not equal, the shortest string is concatenated with a string of pad bytes. The length of the pad string is equal to the difference in length of the source-1 and the source-2 string. When unequal bytes are found, the status bits Z and S and the K flag will indicate the termination condition.

The byte elements are considered to be unsigned values.

Terminating conditions:

exact match:	K = 0	Z = 1	S = 0	I1, I2 :- next element
greater byte in source-1 found:	K = 1	Z = 0	S = 0	I1, I2 :- last element
less byte in source-1 found:	K = 1	Z = 0	S = 1	I1, I2 :- last element

Example:

Compare argument ITEM with global TABLE, padding with ASCII spaces

BY SCOPA IND(B.ITEM), TABLE, 20H

12.13. String compare translated with pad

Format:	BY	SCOPT	<=source-1/r/BY/I1=>,<=source-2/w/BY/I2=>, <trans aa="" by="" table="">,<pad by="" r=""></pad></trans>

Assembly notation	Name	Hex code	Octal code	
BY SCOPT	string compare translated with pad	OFDBFH	17667 7 В	
Operation:	while tr(S(I1)) = tr(D(I2)) do I1+1 -> I1, I2+1 -> I2 enddo			

Description:

Translated bytes from the source-1 string are compared to the corresponding translated bytes in the source-2 string. This logical comparison continues until unequal bytes are found, or until the end of the strings are reached. If the lengths of the source-1 and source-2 strings are not equal, the shortest string is concatenated with a string of pad bytes. The length of the pad string is equal to the difference in length of the source-1 and the source-2 string. The pad byte is also translated.

The byte elements are considered to be unsigned values.

Terminating conditions:

exact match:	$\mathbf{K} = 0$	Z = 1	S = 0	I1, I2 :- next element
greater byte in source-1 found:	K = 1	Z = 0	S = 0	I1, I2 :- last element
less byte in source-1 found:	K = 1	Z = 0	S = 1	I1, I2 :- last element

Example:

Compare ITEM on the alternate domain from the 10th character to LIST from the 0th character, translating to uppercase. Pad byte is zero

W1 := 10; W2 CLR BY SCOPT ALT(ITEM), LIST, UPPERCASE, 0

12.14. Skip elements

BY SSKIP <=source/r/BY/I1=>,<test/r/BY> Format:

Assembly notation	Name	Hex	Octal	
BY SSKIP	skip elements	OFDAEH	176656B	
Operation:	<pre>while S(I1) = <test> do I1 + 1 -> I1 enddo if S(I1) > <test> then 0 -> S else 1 -> S endif</test></test></pre>			

- 196 -

Description:

Bytes in the source string are examined one by one until an examined byte is different from the <test> operand or until the end of source string is reached. The byte elements are considered to be unsigned values.

Terminating conditions:

sourc	e en	ipty:		K = 0	Z = 1		I1 :- next element
byte	>>	<test></test>	found:	K = 0	Z = 0	S = 0	I1 :- last element
byte	<<	<test></test>	found:	K = 0	Z = 0	S = 1	I1 :- last element

Example:

Skip ASCII spaces in the string described by record addressed LINE from the current character on

BY SSKIP R.LINE, 32

12.15. String locate elements

Format: t SLOCA <=source/r/t/I1=>,<test/r/BI,BY>

Assembly	Name	Hex	Octal
notation		code	code
BI SLOCA	string locate bit	OFDAFH	176657B
BY SLOCA	string locate byte	OFDBOH	176660B
Operation:	while S(I1) >< <test> do I1 + 1 -> I1 enddo</test>		

Description:

The source string is examined element by element until an examined element is equal to the <test> operand or until the end of source string is reached.

Terminating conditions:

source	empty:		K =	0	Z	=	0	I1	:-	next	element
byte =	<test></test>	found:	K =	0	Z	Ξ	1	I1	:-	last	element

Example:

Find the next reset bit in the bit string on the alternative domain described by the record variable RESERVED

BI SLOCA ALT(R.RESERVED), O

12.16. String scan

Format:	BY SSCAN <=source/r/BY/I1=>, <mask by="" r=""> <trans aa="" by="" table=""></trans></mask>	<=source/r/BY/I1=>, <mask by="" r="">, <trans aa="" by="" table=""></trans></mask>				
Assembly notation	Name	Hex code	Octal code			
BY SSCAN	string scan	OFDB1H	176661B			
Operation:	<pre>while tr(S(I1)) AND <mask> = zero do I1 + 1 -> I1 enddo</mask></pre>					

Description:

The source string is scanned until the current translated byte "anded" with <mask> is different from zero, or until the end of source string is reached.

Terminating conditions:

source empty:	K = 0	Z = 1	I1 :- next element
byte >< zero found:	K = 0	Z = 0	I1 :- last element

Example:

Skip through argument FUNCTION until a byte with one of the bits set in the mask ACTIVE, translated through the table FNTAB in the alternative domain, is encountered

BY SSCAN IND(B.FUNCTION), ACTIVE, ALT(FNTAB)

12.17. String span

Format: BY SSPAN <=source/r/BY/I1=>,<mask/r/BY>, <trans table/aa/BY>

Assembly notation	Name	Hex code	Octal code
BY SSPAN	string span	OFDB2H	176662B
Operation:	while tr(S(I1)) AND <mask> >< zero do I1 + 1 -> I1 enddo</mask>		

Description:

The source string is examined until the examined byte translated and "anded" with <mask> is equal to zero, or until the end of source string is reached.

Terminating conditions:

source	empty:	K = 0	Z = 0	I1 :-	next	element	
byte =	zero found :	K = 0	Z = 1	I1 :-	last	unequal	element

Example:

Skip the remaining of a string fragment DIRECTIVE terminated by a character translating to zero in the local table CODETABLE

BY SSPAN DIRECTIVE, OFFH, B.CODETABLE

12.18. String match

Format: BY SMATCH <=substring/r/BY/I1=>,<=source/r/BY/I2=>

Ass	embly	Name	Hex	Octal
<u>not</u>	ation		code	code
BY	SMATCH	string match	OFDB3H	176663B

- 200 -

Operation:

Description:

The source string is examined until either a substring equal to <=substring=> is found or the end of source string is reached. The I1 register is left unmodified.

Terminating conditions:

substring found: K = 0 Z = 1 I2 :- first matching byte source empty: K = 0 Z = 0 I2 :- next element

Example:

Set I1 to point to the next occurence of COMMA in PARAMETERS

BY SMATCH COMMA, PARAMETERS
STRING INSTRUCTIONS

12.19. Set parity in string

Format: BY SSPAR <=source/rw/BY/I1=>,<mode/r/BY>

Assembly		Hex	Octal
<u>notation</u>	Name	code	code
BY SSPAR	set parity in string	OFDB4H	176664B

Operation: Set parity in all bytes in <=source=>

Description:

The parity bit (bit 7) in every byte is set according to the following values of the <mode> operand:

- 0 clear parity
- 1 set parity
- 2 even parity
- 3 odd parity

A <mode> different from 0-3 will cause an illegal operand value trap condition.

Terminating conditions: K = 1

Example:

Set even parity in local string OUTPUT

BY SSPAR B.OUTPUT, 3

12.20. Check parity in string

Format: BY SCHPAR <=source/r/BY/I1=>,<mode/r/BY> Assembly Hex Octal notation Name code code BY SCHPAR check parity in string OFDB5H 176665B Operation: Parity is checked in all bytes in <=source=> Description: The parity bit (bit 7) in every byte is checked according to the following values of the <mode> operand: 0 clear parity 1 set parity 2 even parity 3 odd parity A <mode> different from 0-3 will cause an illegal operand trap condition. Terminating conditions: source empty: Z = 0I1 :- next element parity error found: Z = 1 I1 :- last element Example: Check that parity is set according to argument MODE in all characters in record variable BUFFER W1 CLR

- 202 -

BY SCHPAR R.BUFFER, IND(B.MODE);

MISCELLANEOUS INSTRUCTIONS

13. MISCELLANEOUS INSTRUCTIONS

13.1. Block move and Fill

Format: t BMOVE <source/r/t>,<dest/w/t>,<n/r/W>

Assembly	Name	Hex	Octal
notation		code	code
BY BMOVE H BMOVE W BMOVE F BMOVE	byte block move halfword block move word block move float block move double float block move	OFD2OH OFE78H OFE79H OFE7AH OFE7BH	176440B 177170B 177171B 177172B 177172B

Operation:	i = 0
-	while i < n do
	$S(i) \rightarrow D(i); i + 1 \rightarrow i$
	enddo

Description:

<n> elements are moved from the source to the destination. The operands are pointers to the start of the blocks. Overlap is taken care of. Constant and register are illegal as destination operands. When a register or a constant is specified as a source operand, the destination string is filled with <n> elements equal to the value of the source.

Trap conditions: Addressing traps

Data status bits: All cleared

Terminating conditions: n bytes moved

Example:

Fill local data area of routine (excluding header) with the largest negative word value (bit pattern equivalent to float minus zero) with the intention to facilitate detection of uninitialized variables

W1 := 08000000H W BMOVE W1, B.20, AREASIZE

13.2. Data type conversion

Format: t1 t2CONV <source/r/t1>,<dest/w/t2>

A n	ssembly	Name	Hex	Octal
_	-		code	code
B	I BYCONV	bit to byte convert	ОЕДИН	17650JB
B	I HCONV	bit to halfword convert	OFD45H	1765058
B	I WCONV	bit to word convert	OFD46H	176506B
В	1 FCONV	bit to float convert	OFD47H	176507B
В	1 DCONV	bit to double float convert	OFD48H	176510B
B	Y BICONV	byte to bit convert	ດຮາວມດະນ	1765110
B	y hconv	byte to halfword convert	OFD490	1765100
B	Y WCONV	byte to word convert	OF D4AA	1/05/2B
B	Y FCONV	byte to float convert		1765138
B	Y DCONV	byte to double float convert		1705148
			OF D4DH	170515B
H	BICONV	halfword to bit convert	OFDUEH	1765160
H	BYCONV	halfword to byte convert		1765170
H	WCONV	halfword to word convert		1765200
H	FCONV	halfword to float convert		1765210
H	DCONV	halfword to double float convert	OFD52H	176522B
W	BICONV	word to bit convert		
W	BYCONV	word to byte convert	OFD53H	176523B
W	HCONV	Word to halfword service	OFD54H	176524B
Ŵ	FCONV	word to float convert	OFD55H	176525B
W	DCONV	Word to double fleet error i	OFD56H	176526B
	20011	word to double float convert	OFD57H	176527B
F	BICONV	float to bit convert	OFD58H	176530B
r F	BICONV	float to byte convert	OFD59H	176531B
г Г	HOONU	float to halfword convert	OFD5AH	1765328
г Г	WCUNV	float to word convert	OFD5BH	176533B
г	DCONV	float to double float convert	OFD5CH	176534B
D	BICONV	double float to bit convert	OFDEDU	1765250
D	BYCONV	double float to byte convert		1765260
D	HCONV	double float to halfword convert	0505554	1765270
D	WCONV	double float to word convert	OFDSCH	1765400
D	FCONV	double float to float convert		1765110
			01.0010	1102410

MISCELLANEOUS INSTRUCTIONS

Operation: <source> type converted from t1 to t2 -> <dest>

Description:

The <source> operand of type t1 is converted to data type t2 with the result stored in the <dest> operand. The result is not rounded.

For integer types, conversion of shorter to a longer data type is by sign extension. Conversion of longer to shorter data types is by truncation of the most significant bits and may cause integer overflow. Conversion from float to integer may also cause integer overflow.

Conversion from bit implies that the result is zero if the bit is cleared and is one if the bit is set. Conversion to bit implies that the bit is set if the source is different from zero and cleared otherwise.

Trap conditions: Addressing traps, integer overflow

Data status bits:

(result) = 0 -> Z
(result).signbit -> S

Example:

Load the byte variable SHORTINT to W2 with sign extension to word

BY WCONV SHORTINT, W2

13.3. Data type conversion with rounding

Format: t1 t2CONR <source/r/t1>,<dest/w/t2>

As <u>no</u>	sembly tation	Name	Hex code	Octal code
F	BYCONR	float to byte convert	OFE70H	177160B
D	BYCONR	double float to byte convert	OFE71H	177161B
F	HCONR	float to halfword convert	OFE72H	177162B
D	HCONR	double float to halfword convert	OFE73H	177163B
F	WCONR	float to word convert	OFE74H	177164B
D	WCONR	double float to word convert	OFE75H	177165B
W	FCONR	word to float convert	OFE83H	177203B
D	FCONR	double float to float convert with rounding	OFE84H	17 7204B

- 206 -

Operation: <source> converted from t1 to t2 with rounding -> <dest>

Description:

The <source> operand of type t1 is converted to data type t2 with the result stored in the <dest> operand. The result is rounded.

Trap conditions: Addressing traps, integer overflow

Data status bits:

(result) = 0 -> Z
(result).signbit -> S

Example:

The R2nd value in the double precision array described by RESULTS is rounded to R2nd element of halfword argument ROUNDEDRESULT

D HCONR DESC(RESULTS)(R2), IND(B.ROUNDEDRESULT)(R2)

MISCELLANEOUS INSTRUCTIONS

13.4. Load address

Format: tn LADDR <operand/aa/t>

Asse	mbly	Name	Hex	Octal
nota	tion		code	code
BIn	LADDR	bit load address	OFE20H+(n-1)	177040B+(n-1)
BYn	LADDR	byte load address	OFE24H+(n-1)	177044B+(n-1)
Hn	LADDR	halfword load address	OFE28H+(n-1)	177050B+(n-1)
Wn	LADDR	word load address	OFD3CH+(n-1)	176474B+(n-1)
Fn	LADDR	float load address	OFD3CH+(n-1)	176474B+(n-1)
Dn	LADDR	double float load address	OFE2CH+(n-1)	177054B+(n-1)

Operation: (address of <operand>) -> Rn

Description:

The address of the operand is loaded into the specified register. Registers and constants have no address in memory and are illegal as operands. If the segment number of the calculated adress is zero the current executing segment number is inserted into the result.

Trap conditions: Addressing traps

Data status bits: result = $0 \rightarrow Z$

Example:

Load the address of the R3rd element of the halfword array argument TABLE into R1 $\,$

H1 LADDR B.TABLE(R3)

13.5. Load address into record register

Format: t RLADDR <operand/aa/t>

notation Name Code Co	
BIRLADDRbit load address to ROFC55H17BYRLADDRbyte load address to ROFC5AH17HRLADDRhalfword load address to ROFCB1H17WRLADDRword load address to ROFCB1H27FRLADDRfloat load address to ROBEH27DRLADDRdouble float load address to ROFCB2H17	76125B 76132B 76261B 76B 76B 76B 76262B

Operation: (address of <operand>) -> R

Description:

The address of the operand is loaded into the record register. Registers and constants have no address in memory and are illegal as operands. If the segment number of the calculated address is zero the current executing segment number is inserted into the result.

Trap conditions: Addressing traps

Data status bits: result = $0 \rightarrow Z$

Example:

Load R with the base address of the first stack frame below the current

W RLADDR IND(B.O)

MISCELLANEOUS INSTRUCTIONS

13.6. Load address into base register

Format: t BLADDR <operand/aa/t>

Asso	embly	Name	Hex	Octal
nota	ation		code	code
BI	BLADDR	bit load address to B	OFCB3H	176263B
BY	BLADDR	byte load address to B	OFCBCH	176274B
H	BLADDR	halfword load address to B	OFD37H	176467B
W	BLADDR	word load address to B	OFD63H	176543B
F	BLADDR	float load address to B	OFD63H	176543B
D	BLADDR	double float load address to B	OFD38H	176470B

Operation: (address of <operand>) -> B

Description:

The address of the operand is loaded into the local base register. Registers and constants have no address in memory and are illegal as operands. If the segment number of the calculated address is zero the current executing segment number is inserted into the result.

Trap conditions: Addressing traps

Data status bits: result = $0 \rightarrow Z$

Example:

Load B with the address of argument NEWB

W BLADDR B.NEWB

13.7. Load address of multilevel link

Format: Wn CHAIN <address/aa/W>,<offset/r/W>,<no of levels>

Assembly notation	Name	Hex code	Octal code
Wn CHAIN	load address of multilevel link to register	OFD6CH+(n-1)	176554+(n-1)
Operation:	<pre><address> -> Wn for i in (1<no levels="" of="">) ((Wn) + <offset>) -> Wn enddo</offset></no></address></pre>	do	

Description:

Follow a link <no of levels> steps and load the specified register with the base address of the next data element. This instruction is used by language processors for making references to variables declared in an outer procedure. <offset> will usually be the B relative address of the static link (the base address of the local variables of an enclosing procedure), <address> the current B register value, and <no of levels> the difference between the current static level and the level where the variable was declared.

Trap conditions: Addressing traps

Data status bits:

Example:

Load R1 with stack base address of a procedure five static levels up, the static link is found in local variable STATLINK

W1 CHAIN B.STATLINK, STATL, 5

- 211 -

MISCELLANEOUS INSTRUCTIONS

13.8. No operation

Format: NOOP

Assembly	Name	Hex	Octal
notation		code	code
NOOP	no operation	003H	003B

Operation: None

Description:

The polyperation instruction may be used for deleting code from a program or to leave open space for later modifications.

Trap conditions: None

Data status bits: Unaffected

Example:

NOOP

13.9. Set flag

Format: SETK

Assembly	Name	Hex	Octal
notation		code	code
SETK	set flag	OFE02H	177002B

Operation: 1 -> (flag bit of status register)

Description:

Set the flag bit of the status register

Trap conditions: None

Data status bits: Unaffected

Example:

SETK

MISCELLANEOUS INSTRUCTIONS

13.10. Clear flag

Format: CLRK

Assembly		Hex	Octal
notation	Name	code	code
CLRK	clear flag	OFEO3H	177003B

Operation: 0 -> (flag bit of status register)

Description:

Clear the flag bit of the status register

Trap conditions: None

Data status bits: Unaffected

Example:

CLRK

ND.05.009.01

13.11. Get buddy element

Format: Wn GETB <log size/r/BY>

Assembly notation	Name	Hex code	Octal code
Wn GETB	get buddy element from heap	OFE4CH+(n-1)	177114B+(n-1)
Operation:	Allocates element of size 2* Address of element -> Wn	* <log size=""> w</log>	ords

Description:

Allocates an element of size 2**<log size> words from the heap.

If an element of the given size is available it is removed from the freelist and its address is returned in the specified register. Otherwise the list is examined for larger elements. If none is available this will cause a stack overflow trap condition. If a larger element is found, it is removed from its freelist and chopped into halves until an element of the desired size can be allocated. The other half of the chopped element(s) will be appended to the appropriate freelist.

The administration of the heap is described in chapter 3.3. When executing the GETB instruction, the TOS register must point to the variables describing the heap.

Trap conditions: Addressing traps, stack overflow

Data status bits: Unaffected

Example:

Allocate a 64 word data block from the heap, leaving its address in R3

W3 GETB 6

MISCELLANEOUS INSTRUCTIONS

13.12. Free buddy element

Format: FREEB <log size/r/BY>,<element/aa/W>

Assembly		Hex	Octal
notation	Name	code	code
FREEB	free buddy	OFDB6H	176666B

Operation: Release <element> of size 2**<log size> words to heap

Description:

The specified <element> is appended to the appropriate freelist of the heap. Elements are not combined; this may be done by a trap handler for the stack overflow condition.

The administration of the heap is described in chapter 3.3. When executing the FREEB instruction, the TOS register must point to the variables describing the heap.

Trap conditions: Addressing traps

Data status bits: Unaffected

Example:

Release string LINE of length 128 bytes to heap (LINE is a descriptor)

FREEB 5, IND(LINE)

14. SPECIAL INSTRUCTIONS

14.1. Disable process switch

Format: SOLO

Assembly		Hex	Octal
notation	Name	code	code
201.0			
ZOFO	disable process switch	OFEOOH	177000B

- 216 -

Operation: disables process switch for maximum 256 micro-cycles

Description:

Ensure that instructions up to the next TUTTI instruction is executed as an indivisible sequence of operations. SOLO is used for syncronizing purposes and implementation of protection mechanisms.

If the disable process switch is disabled for more than 256 microcycles, a disable process switch timeout occurs. Most simple instructions execute in one micro-cycle per operand specifier.

If a non-ignorable trap condition occurs when the process switch is disabled a disable process switch error trap condition occurs.

Trap conditions: Disable process switch timeout, disable process switch error

Data status bits: Unaffected

Example:

SOLO

SPECIAL INSTRUCTIONS

14.2. Enable process switch

Format: TUTTI

Assembly		Hex	Octal	
notation Name		code	code	
TUITI	enable process switch	OFE01H	1 770 01B	

Operation: enables process switch

Description:

The opposite of SOLO; allows normal interleaving of process execution in the system.

Trap conditions: None

Data status bits: Unaffected

Example:

.

TUTTI

14.3. Set bit in trap enable register

Format: SETE <bit no/r/BY>

Assembly		Hex	Octa1
notation	Name	code	code
SETE	set bit in own trap enable register	OFD39H	17 6471B

Operation: Set bit

bit no> in own trap enable register

Description:

The specified bit in the own trap enable (OTE) register is set. The

<bit no> operand is compared to a modify mask (TEMM) found in the domain description table. If a bit in this mask is set, the corresponding bit in the local trap enable register is modifiable. An attempt to modify a non-modifiable bit will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, illegal operand value

Data status bits: Unaffected

Example:

Enable the integer Overflow trap

SETE 9

- 219 -

SPECIAL INSTRUCTIONS

14.4. Clear bit in trap enable register

Format: CLTE <bit no/r/BY>

Assembly	Nemo	Hex	Octal
notation	Name	code	code
CLTE	clear bit in own trap enable register	OFD3AH	176472B

Operation: Clear bit <bit no> in own trap enable register

Description:

The specified bit in the own trap enable register is cleared. An ignorable trap condition will be ignored and no trap handler invoked unless the corresponding MTE bit is set. A non-ignorable trap condition will be propagated to the mother domain.

The <bit no> operand is compared to a modify mask found in the domain description table. If a bit in this mask is set, the corresponding bit in the local trap enable register is modifiable. An attempt to modify a non-modifiable bit will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, illegal operand value

Data status bits: Unaffected

Example:

Disable Single Instruction Trap

CLTE 17

14.5. Break point

Format: BP

Assembly		Hex	Octal	_
notation Name		code	code	
BP	break point instruction	002H	002B	

Operation: Cause a break point instruction trap condition

Description:

This instruction causes a break point instruction trap condition. If the break point trap is not enabled, it will cause an illegal instruction code trap condition.

The BP instruction is intended for program debugging and the trap handler will normally invoke a debug routine.

Trap conditions: breakpoint instruction trap, illegal instruction code

Data status bits: Unaffected

Example:

BP

SPECIAL INSTRUCTIONS

14.6. Test and set

Format: BY TSET <operand/rwl/BY>

Asse nota	embly ation	Name	Hex code	Octal code	
BY	TSET	test and set	OFD40H	176500B	

Operation: lock read operand and set status bits set operand to all ones unlock

Description:

The TSET instruction will use a feature to be supplied in a future multiport memory system that will replace "Big multiport system", ND-143 to 146. In this future multiport system a single cycle memory swap may be executed by the process. This swap access is not interruptible by other processes or by channels connected to the memory system, therefore it may be used to implement processor synchronizing. It may be noted that no locking of any shared hardware resource is done by the TSET instruction.

Trap conditions: Addressing traps

Data status bits:

operand was zero before store -> Z operand was negative before store -> S

Example:

Set byte variable RESERVE to all ones

BY TSET RESERVE

<u>14.7. Load special register</u>

Format: (special register) := <operand/r/W>

Assembly	Name	Hex	Octal
notation		code	code
L:= HL:= ST1:= OTE1:= OTE2:= TOS:= THA:=	load link register load upper limit register load lower limit register load 1st status register load 1st own trap enable register load 2nd own trap enable register load top of stack register load trap handler register	OFD3BH OFDB7H OFDB8H OFDB9H OFDBBH OFDBCH OFDBDH OFDCAH	176473B 176667B 176670B 176671B 176673B 176674B 176675B 176675B 176712B

- 222 -

Operation: <operand> -> (special register)

Description:

Special registers can be loaded with this group of instructions.

Some of the bits in the status register (listed in the Status bits survey section) are not modifiable. When loading the own trap enable register, the operand is compared to a modify mask (TEMM) found in the domain description table. If a bit in this mask is set, the corresponding bit in the trap enable register is modifiable. An attempt to modify a non-modifiable bit in the own trap enable register will cause an illegal operand value trap condition.

Trap conditions: Addressing traps, illegal operand value

Data status bits:

<operand> = 0 -> Z
<operand>.signbit -> S

The instruction ST1:= will load the data status bits from the operand.

Example:

Restore the TOS register from the current top of stack after a call to a routine entered through ENTM

TOS:= B.SP

14.8. Store special registers

Format:

(special register) =: <operand/w/W>

.

Assembly		Hex	Octal
notation	Name	code	code
L=:	store link register	OFDCOH	1 76700 B
HL=:	store upper limit register	OFDC1H	176701B
LL=:	store lower limit register	OFDC2H	176702B
ST1=:	store 1st status register	OFDC3H	176703B
OTE1=:	store 1st own trap enable register	OFDC5H	176705B
OTE2=:	store 2nd own trap enable register	OFDC6H	176706B
MTE1=:	store 1st mother trap enable register	OFD70H	176560B
MTE2=:	store 2nd mother trap enable register	OFD71H	176561B
CTE1=:	store 1st child trap enable register	OFE50H	177120B
CTE2=:	store 2nd child trap enable register	OFE51H	177121B
TEMM1=:	store 1st trap enable modification mask	OFE52H	177122B
TEMM2=:	store 2nd trap enable modification mask	OFE53H	177123B
CED=:	store current executing domain	OFE54H	177124B
CAD=:	store current alternative domain	OFE55H	177125B
CES=:	store current executing segment	OFE56H	177126B
CAS=:	store current segment alternative domain	OFE57H	177127B
PS=:	store process segment	OFE7CH	177174B
TOS=:	store top of stack register	OFDC9H	176711B
THA=:	store trap handler register	OFDCBH	176713B
P=:	store program counter	OFD62H	176542B
Operation:	(special register) -> <operand></operand>		
Description:			
.			
Store the cont	tent of a special register into a specific	ed operai	nd.
T.71			
when storing	the program counter (P=:), the content	t of the	operand
WILL DE THE	address of the first instruction fo	Dilowing	the P=:
instruction.			

Trap conditions: Addressing traps, illegal operand specifier

Data status bits:

<operand> = 0 -> Z
<operand>.signbit -> S

The instruction ST1=: does not affect the data status bits.

14.9. Integer float register communication

Format:

An=:	<pre><operand w=""></operand></pre>
En=:	<pre><operand w=""></operand></pre>
An:=	<pre><operand r="" w=""></operand></pre>
En:=	<pre><operand r="" w=""></operand></pre>

Assembly		Hex	Octal
notation	Name	code	code
An:=	load most significant part	0FE30H+(n-1)	177060B+(n-1)
En:=	of double float register load least significant part	OFE34H+(n-1)	177064 B+(n-1)
	of double float register		
An=:	of double float register	0FE38H+(n-1)	177070B+(n-1)
En=:	store least significant part of double float register	OFE3CH+(n-1)	177074B+(n-1)

- 224 -

Operation:

An:=	store most significant part of double float register
En:=	store least significant part of double float register
An=:	load most significant part of double float register
En=:	load least significant part of double float register

Description:

Load/store the most significant or least significant 32 bits of the double float registers. Note that a float register is equivalent to the most significant part of a double float register.

When a register is specified as an operand, the general integer registers are used. Thus, these instructions can transfer data between integer and float registers without performing any type conversion.

Trap conditions: Addressing traps

Data status bits:

(source register) = 0 -> Z
(source register).signbit -> S

SPECIAL INSTRUCTIONS

Example:

Store least significant part of D3 in local variable LEAST $% \left({{\left[{{{\rm{AST}}} \right]}} \right)$

E3 =: B.LEAST

15. COMMUNICATION BETWEEN NORD-500 AND NORD-100

15.1. Hardware interconnection

The interconnection between NORD-100 and NORD-500 consists of

- * 5 control lines from NORD-100 to NORD-500
- * 3 control lines from NORD-500 to NORD-100
- * a 5 bit tag bus, two-way
- * a 16 bit data bus, two-way

The control lines and the tag bus set up the data paths for the data transmitted through the data bus. NORD-100 accesses the control lines and the tag bus through IOX instructions, NORD-500 through microcode routines. By writing to the tag registers the data bus may be set up to transfer the contents of the following registers:

- * Control register (16 bits) (for NORD-100 to give NORD-500 a command)
- * Status register (16 bits)
 (for NORD-500 to give NORD-100 status)
- Address register (24 bits)

 (a pointer to NORD-100 memory where chains of commands or data will be found or where NORD-500 can store extended status information)

The NORD-500 microprogram can read and write by means of DMA in the memory of NORD-100. NORD-500 looks like another DMA device to NORD-100, and both processors may run in parallel. The NORD-100 starts the NORD-500 by writing an initiating command into the control word. While NORD-500 is running the communications is reserved for NORD-500; the communication interface is in the locked mode. For NORD-100 to diagnose NORD-500 operation the communication interface may be in the test mode. NORD-100 sets locked and test modes by writing to the control word, bit 2 and 3. The setting of locked and test modes determines the set of commands available to NORD-100. Under normal operation, test mode is reset, and locked mode is reset when NORD-100 is writing orders to NORD-500 or NORD-500 has completed all jobs submitted.

These commands are:

IOX instr	Locked Not test	Locked Test	Not locked Not test	Not locked Test
0000 0001 0010 0011 0100 0101	Read status	. Read status . Read control	. Read addr . Load addr . Read status	 Read addr Load addr Read status Load status Read control
0110 0111	Master clear Terminate	• •	 . Load control . Master clear . Terminate 	 Load control Read data Load data
1000 1001 1010		• • •	• • Read tag • Load tag	• • •
1100 1101 1110 1111	Release lock	• • •	. Write data . Release lock . Return tag	• • •

The Read addr (read address register) and Load addr (load address register) instructions must be executed twice to transfer the full 24 bit address. The 16 least significant bits are transferred first, and then the 8 most significant. As the NORD-100 memory is addressed in units of 16 bit words, the 24 bit NORD-100 address range covers the same amount of physical memory as a NORD-500 25 bit byte address range.

While the mailbox is locked, the terminate command acts as a request, and NORD-500 will not honor the request until it has finished the current instruction. The interface will then be unlocked by the NORD-500 microprogram.

The N500 master clear will stop the NORD-500 immediately.

When the interface is unlocked, the NORD-100 may write a new command into the control word. The NORD-500 will then execute the new command.

The control register bits have the following interpretation:

bit no.

- Enable interrupt from NORD-500 0
- Not used 1
- Activate NORD-500, lock mailbox 2
- 3 Test mode
- ŭ NORD-500 programmed clear
- 5 6 Not used
- DMA error
- 7 Command chaining
- NORD-500 operation 8..14
- Not used 15

The status register can always be read by NORD-100, and the bits are defined as follows:

bit no

- Interrupt enabled 0
- 1
- NORD-500 busy 2
- 3 NORD-500 finished
- Error
- 5 Interface locked
- 6 DMA error
- NORD-500 power failure 7
- NORD-500 process indentifier 8..15

15.2. Data packet format

Under normal operation, NORD-100 hands orders to NORD-500 as a linked list of packets residing in NORD-100 memory. The address register is loaded with the head of the chain, and NORD-500 is activated by setting bit 2 in the control register. NORD-500 will then start executing the first uncompleted packet in the queue, and continue with the next in the list as it finishes.

The data packets have a standard header and a trailer depending on the order type. The first two 16 bit words contain the link to the next element in the chain. The third contains the status code, taking the following values:

- 0 element free, ignored by NORD-500
- 1 message from NORD-100 to NORD-500, set by NORD-100
- 2 waiting, set by NORD-500 as soon as execution of this order is started
- 3 answer, set by NORD-500 as soon as execution of this order is completed
- 4 error answer, set by NORD-500 when an abnormal situation caused execution of this order to terminate

Currently status code 4 is used to indicate page fault only.

The next two words identify the sending and the receiving process, respectively. The sender is the NORD-100 process and the receiver the corresponding NORD-500 process. The next word, the last word in the header, contains the length of the command dependent data part.

The data part of the order contains in the first word a function code. The length of the data part is dependent on the function code, and the layout varies. Its contents can be data, addresses or both. For example, the start order is read by NORD-500 when the order is considered for execution. When completed the fourth word contains the stop reason, which under normal conditions will be either a monitor call or a trap. In case of a monitor call the fifth word contains the number of parameters, the sixth the monitor call number. Then follow 16 32 bit parameter addresses and 16 32 bit data values. In case of a trap, the second and third word contains the P register, the forth the trap number and the following the contents of the registers as determined by the kind of trap.

The format of the data part is determined by microcode, and is subject to extentions and modifications in the future.

When NORD-500 is activated it will start searching the queue at the packet pointed to by the address register. If the status code in the packet is 0, 2, 3 or 4 the order is skipped and the next one considered. Status code 1 is the only one causing NORD-500 to start "executing" a packet. When a program stops due to a monitor call or trap, NORD-500 will give an interrupt to NORD-100 and continue with the next packet in the queue, without waiting for NORD-100 to react. The NORD-500 finished bit in the status register is not set until the end of the queue is encountered.

If required, NORD-100 may halt NORD-500 with the terminate IOX instruction. The interface will then be unlocked when NORD-500 is finished with its current instruction. NORD-500 may be restarted after, for example, the queue has been modified. When restarted, the address register may point to another entry, causing another process to be the one selected for execution.

- 230 -

While NORD-500 is executing, NORD-100 may read data in the packets handled by NORD-500 (recognized by a status code of 3 or 4), but no queue entry should be modified while NORD-500 is running.

APPENDIX A Address codes

Hexadecimal:

Name	Size	Operation		Hex layout
LOCAL	:S	ea=(B)+d#4	080H+xx	
LOCAL	: B	ea=(B)+d	OC1H	dd
LOCAL	:H	ea=(B)+d	0C2H	dd dd
LOCAL	:W	ea=(B)+d	0C3H	bh bh bh bh
LOCAL P.I.	: B	$ea=(B)+d+p^{\ddagger}(Rn)$	0D4H+v	dd
LOCAL P.I.	:H	$ea=(B)+d+p^{*}(Rn)$	OD8H+v	dd dd
LOCAL P.I.	:W	ea=(B)+d+p*(Rn)	ODCH+v	dd dd dd dd
LOCAL INDIRECT	: B	ea=((B)+d)	OC5H	dd
LOCAL INDIRECT	:H	ea=((B)+d)	OC6H	dd dd
LOCAL INDIRECT	:W	ea=((B)+d)	OC7H	bh bh bh bh
LOCAL INDIRECT P.I.	:B	$ea=((B)+d)+p^{\#}(Rn)$	OE4H+v	dd
LOCAL INDIRECT P.I.	:H	$ea=((B)+d)+p^{*}(Rn)$	OE8H+v	dd dd
LOCAL INDIRECT P.I.	:W	$ea=((B)+d)+p^{*}(Rn)$	OECH+y	dd dd dd dd
RECORD	:S	ea=(R)+d*4	080H+xx	
RECORD	:B	ea=(R)+d	OC9H	dd
RECORD	:H	ea=(R)+d	OCAH	dd dd
RECORD	:W	ea=(R)+d	OCBH	dd dd dd dd
PRE INDEXED	:B	ea=(Rn)+d	OF4H+v	dd
PRE INDEXED	:H	ea=(Rn)+d	OF8H+y	dd dd
PRE INDEXED	:W	ea=(Rn)+d	OFCH+y	dd dd dd dd
ABSOLUTE		ea=a	OC4H	aa aa aa aa
ABSOLUTE P.I.		ea=a+(Rn) # p	OEOH+y	aa aa aa aa
CONSTANT	:S	op=c	000H+cc	
CONSTANT	:B	op=c	OCDH	ee
CONSTANT	:H	op=c	OCEH	cc cc
CONSTANT	:W	op=c	OCFH	ce ce ce ce
CONSTANT	:F	op=c	OCFH	ce ce ce ce
CONSTANT	:D	op=e	OCCH	ce ce ce ce
				ce ce ce ce
REGISTER		op=(Rn)	ODOH+y	
DESCRIPTOR		ea=A+p [#] (Rn)	0F0H+v	<onerand></onerand>
ALTERNATIVE			OC8H	<pre><operand></operand></pre>
Not used			OCOH	

APPENDIX A Address codes

Octal:

Name	Size	Operation		Octal layout
LOCAL	:S	ea=(B)+d#4	100B+dd	
LOCAL	:B	ea=(B)+d	2018	ನನನ
LOCAL	:H	ea=(B)+d	302B	ddd ddd
LOCAL	:W	ea=(B)+d	303B	ddd ddd dda aaa
LOCAL P.I.	:B	ea=(B)+d+p#(Rn)	324B+v	ddd ddd ddd ddd
LOCAL P.I.	:H	$ea=(B)+d+p^{\#}(Rn)$	330B+y	ddd ddd
LOCAL P.I.	:W	$ea=(B)+d+p^{\ddagger}(Rn)$	334B+v	ddd ddd ddd dda
LOCAL INDIRECT	:B	ea=((B)+d)	305B	ddd ddd ddd ddd
LOCAL INDIRECT	:H	ea=((B)+d)	306B	ddd ddd
LOCAL INDIRECT	:W	ea=((B)+d)	307B	ddd ddd ddd dda
LOCAL INDIRECT P.I.	:B	$ea=((B)+d)+p^{*}(Rn)$	344B+v	ddd
LOCAL INDIRECT P.I.	:H	$ea=((B)+d)+p^{\#}(Rn)$	350B+v	ddd ddd
LOCAL INDIRECT P.I.	:W	ea=((B)+d)+p*(Rn)	354B+y	ddd ddd ddd ddd
RECORD	: S	ea=(R)+d#4	200B+dd	
RECORD	: B	ea=(R)+d	311B	ddd
RECORD	:H	ea=(R)+d	312B	ddd ddd
RECORD	:W	ea=(R)+d	313B	ppp ppp ppp ppp
PRE INDEXED	:B	ea=(Rn)+d	364B+y	ddd
PRE INDEXED	:H	ea=(Rn)+d	370B+y	ddd ddd
PRE INDEXED	:W	ea=(Rn)+d	374B+y	ddd ddd ddd ddd
ABSOLUTE ABSOLUTE D. T.		ea=a	304B	aaa aaa aaa aaa
ADOLUIE P.I.	~	ea=a+(Rn)#p	340B+y	aaa aaa aaa aaa
CONSTANT	:S	op=c	000B+cc	
	:B	op=c	315B	eee
CONSTANT	:n .u	op=e	316B	eee eee
CONSTANT	IW AR	op=c	317B	cee cee cee cee
CONSTANT	11 • D	op=c	317B	cee eee eee eee
CONDIANI	:D	op=e	314B	cee eee eee eee
REGISTER		op=(Rn)	320 B+y	ccc ccc ccc ccc
DESCRIPTOR		ea=A+p*(Rn)	360B+y	<operand></operand>
			310B	<operand></operand>
Not used			300B	

- 232 -

APPENDIX B Address code table

APPENDIX B Address code table

Hexadecimal:

	: S	:B	:H	:W	:F	:D	PREFIX
LOCAL	040H+dd	OC1H	OC2H	OC3H			
LOCAL P.I.		OD4H+	OD8H+	ODCH+			
LOCAL INDIRECT		0C5H	0С6Н	OC7H			
LOCAL INDIRECT P.I.		OE4H+	0E8H+	OECH			
RECORD	080H+dd	0С9Н	OCAH	OCBH			
PRE INDEXED		OF4H+	of8h+	OFCH+			
ABSOLUTE				OC4H			
ABSOLUTE P.I.				OEOH+			
CONSTANT	000H+cc	OCDH	OCEH	OCFH	OCFH	OCCH	
REGISTER	ODOH+						
Address and profiver.							
Address code prei ixes:							
DESCRIPTOR							OFOH+
ALTERNATIVE							ос8н

Octal:

	: S	: B	:H	:W	:F	:D	PREFIX
LOCAL	1ddB	301B	302B	303B			
LOCAL P.I.		324B+	330B+	334B+			
LOCAL INDIRECT		305B	306B	307B			
LOCAL INDIRECT P.I.		344B+	350B+	354B+			
RECORD	2ddB	311B	312B	313B			
PRE INDEXED		364B+	370B+	374B+			
ABSOLUTE				304B			
ABSOLUTE P.I.				340B+			
CONSTANT	0ccB	315B	316B	317B	31 7 B	314B	
REGISTER	320B+						

Address code prefixes:	
DESCRIPTOR	360B+
ALTERNATIVE	310B

APPENDIX C Symbols and abbreviations

.

METALANGUAGE SYMBOLS:

n () ::= :=: :- ** < >> << >> <=operand=> P.I. alt. no. ea op A a c d x	optional syntax element more than one optional syntax element contents of defined as exchange contents of is set to point to to the power of general operand direct operand implicit descriptor operand post index alternative number effective address value of operand, op=(ea) descriptor.address absolute address constant displacement 0,1,2,3,4,5,6,7 (octal) 0,1,2, or 3 - specifies the registers R1-R4 1/8 (bit), 1 (byte), 2 (halfword), 4 (word), 4 (float), and 8 (double float). Post index
t	a subset of data types
displ.	displacement
log size	the logarithm to the base two of the size of a data element, in number of words
I1 I2	
12	integer accumulators
14 14	or index registers

Access Codes:

r	read access
W	write access
rw	read and write access
rwl	read, write and locked swap access
aa	address access
S	special, explained explicitly in the instruction descriptions

- 236 -

APPENDIX C Symbols and abbreviations

ASSEMBLY NOTATION:

Registers: Rn n=1..4 register, type determined by context An n=1..4 upper half of double precision register lower half of double precision register En n=1..4 BIn n=1..4 integer type register used for bit data integer type register used for byte data BYn n=1..4 Hn n=1..4 integer type register used for halfword data Wn n=1..4 integer type register used for word data Fn n=1..4 float type register used for single precision float Dn n=1..4 float type register used for double precision float Ρ program counter L link (return address) register В local variable base register R record base register ST status register OTE own trap enable register MTE mother trap enable register CTE child trap enable register TEMM trap enable modification mask TOS top of stack register LL low limit trap register HL high limit trap register THA trap handler address register

Data types:

BI	bit
BY	byte
Н	halfword
W	word
F	float
D	double float
BCD	binary coded decimal

Data part length specifiers:

: S	short	6	bits
:B	byte	8	bits
:H	halfword	2	bytes
:W	word	- 4	bytes
:F	float	4	bytes
:D	double float	8	bytes
APPENDIX D Figures

APPENDIX D Figures

c

2 6 10 14 15 16 17	1-1 2-1 3-1 3-2 4-1 4-2 4-3 4-4	The NORD-500 computer system The register block Local data area layout Layout of heap variables Logical addressing scheme Logical address Hierarchy of program domains Memory management registers
19 20	4-5 4-6	Capability layout Domain information table
21	4-7	Program segment layout
22	4–8	Indirect segment
25	4–9	Physical segment table
26	4-10	Physical segment table entry
26	4-11	Physical memory
27	4-12	Addressing a program capability
20	4-13	Translation speedup buffer
31 วม	5-1	The cache system, 128 K byte cache
34 25	0-1	Treatment of non-ratal trap conditions
55	7 1	Floating point nounding
53	7_2	Data formate in main moment
54	7-3	Arithmetic registers
55	7-4	Data in registers
56	8-1	Instruction format
57	8-2	Operand specifier format
58	8-3	Operand specifier structures
58	8_4	Operand specifier layout
59	8-5	Data part length specifiers
60	8–6	NORD-500 address modes
65	8-7	Local addressing
67	8-8	Local, post indexed addressing
09 71	8-9	Local indirect addressing
(72	0-10 8 11	Local indirect, post indexed addressing
15 75	8_12	Record addressing
77	8_13	Absolute addressing
79	8-14	Absolute, post indexed addressing
81	8-15	Examples of constants
82	8-16	Treatment of constants as operands
86	8-17	Addressing with a descriptor
89	9–1	Instruction format
90	9-2	Instruction code formats

Page Figure Name

APPENDIX E Instruction table

ARITHMETICAL, LOGICAL, and DATA TRANSFER INSTRUCTIONS

BIn BYn Hn Wn Fn Dn	:= := := := :=	load bit load byte load halfword load word load float load double float
	B := R :=	load local base load record base
BIn BYn Hn Wn Fn Dn	=: =: =: =: =:	store bit store byte store halfword store word store float store double float
	B =: R =:	local base store record base store
BI BY H W F D	MOVE MOVE MOVE MOVE MOVE MOVE	move bit move byte move halfword move word move float move double float
BI BY H W F D	SWAP SWAP SWAP SWAP SWAP SWAP	bit swap byte swap halfword swap word swap float swap double float swap
BIn BYn Hn Wn Fn Dn	COMP COMP COMP COMP COMP	register bit compare register byte compare register halfword compare register word compare register float compare register float compare
BI BY H W F D	COMP2 COMP2 COMP2 COMP2 COMP2 COMP2	bit compare byte compare halfword compare word compare float compare double float compare

BI BY H W F D	TEST TEST TEST TEST TEST	bit test against zero byte test against zero halfword test against zero word test against zero float test against zero double float test against zero
BYn Hn Wn Fn Dn	NEG NEG NEG NEG	byte register negate halfword register negate word register negate float register negate double float register negate
BIn BYn Hn Wn	INV INV INV INV	bit invert register byte invert register halfword invert register word invert register
Wn	INVC	word invert register with carry
BYn Hn Wn Fn Dn	ABS ABS ABS ABS ABS	byte absolute value halfword absolute value word absolute value float absolute value double float absolute value
BYn Hn Wn Fn Dn	+ + + +	byte add halfword add word add floating add double float add
BYn Hn Wn Fn Dn	- - - -	byte subtract halfword subtract word subtract float subtract double float subtract
BYn Hn Wn Fn Dn	* * * *	byte multiply halfword multiply word multiply floating multiply double float multiply
BYn Hn Wn Fn Dn	 	byte divide halfword divide word divide float divide double float divide
BY H W F D	ADD2 ADD2 ADD2 ADD2 ADD2 ADD2	byte add two arguments halfword add two arguments word add two arguments float add two arguments double float add two arguments

BY	SUB2	byte subtract two arguments
H	SUB2	halfword subtract two arguments
W	SUB2	word subtract two arguments
F	SUB2	float subtract two arguments
D	SUB2	double float subtract two arguments
BY	MUL2	byte multiply two arguments
H	MUL2	halfword multiply two arguments
W	MUL2	word multiply two arguments
F	MUL2	float multiply two arguments
D	MUL2	double float multiply two arguments
BY H W F D	DIV2 DIV2 DIV2 DIV2	byte divide two arguments halfword divide two arguments word divide two arguments float divide two arguments double float divide two arguments
BY H W F D	ADD3 ADD3 ADD3 ADD3 ADD3 ADD3	byte add three arguments halfword add three arguments word add three arguments float add three arguments double float add three arguments
BY	SUB3	byte subtract three arguments
H	SUB3	halfword subtract three arguments
W	SUB3	word subtract three arguments
F	SUB3	float subtract three arguments
D	SUB3	double float subtract three arguments
BY	MUL3	byte multiply three arguments
H	MUL3	halfword multiply three arguments
W	MUL3	word multiply three arguments
F	MUL3	float multiply three arguments
D	MUL3	double float multiply three arguments
BY	DIV3	byte divide three arguments
H	DIV3	halfword divide three arguments
W	DIV3	word divide three arguments
F	DIV3	float divide three arguments
D	DIV3	double float divide three arguments
BYn	MUL4	byte multiply with overflow
Hn	MUL4	halfword multiply with overflow
Wn	MUL4	word multiply with overflow
BYn	DIV4	byte divide with remainder
Hn	DIV4	halfword divide with remainder
Wn	DIV4	word divide with remainder
Wn	UMUL	word unsigned multiplication
Wn	UDIV	word unsigned divide
Wn	ADDC	word add with carry
Wn	SUBC	word subtract with carry
BIn	CLR	bit register clear

.

APPENDIX E	Instruction table
BYn CLR	byte register clear
Hn CLR	halfword register clear
Wn CLR	word register clear
Fn CLR	float register clear
Dn CLR	double float register clear
BI STZ	bit store zero
BY STZ	byte store zero
H STZ	halfword store zero
W STZ	word store zero
F STZ	float store zero
D SIZ	double float store zero
BI SET1	bit set to one
BY SET1	byte set to one
H SET	halfword set to one
W SEII	word set to one
L SEIL	float set to one
D SEIT	double float set to one
BY INCR	byte increment
H INCR	halfword increment
W INCR	word increment
F INCR	float increment
D INCR	double float increment
BY DECR	byte decrement
H DECR	halfword decrement
W DECR	word decrement
F DECR	float decrement
D DECR	double float decrement
BIn AND	bit and register
BYn AND	byte and register
Hn AND	halfword and register
wn and	word and register
BIn OR	bit or register
BIN UK	byte or register
HIN OR	nalfword or register
WII OK	word or register
BIn XOR	bit exclusive or register
BYn XOR	byte exclusive or register
Hn XOR	halfword exclusive or register
Wn XOR	word exclusive or register
BY SHL	byte shift logical
H SHL	halfword shift logical
W SHL	word shift logical
BY SHA	byte shift arithmetical
H SHA	halfword shift arithmetical
w SHA	word shift arithmetical
BY SHR	byte shift rotational
H SHR	halfword shift rotational

W SHR word shift rotational BYn GETBI byte get bit Hn GETBI halfword get bit Wn GETBI word get bit BYn PUTBI byte put bit Hn PUTBI halfword put bit Wn PUTBI word put bit BY CLEBI byte clear bit Η CLEBI halfword clear bit W CLEBI word clear bit BY SETBI byte set bit H SETBI halfword set bit W SETBI word set bit BYn GETBF byte get bit field Hn GETBF halfword get bit field word get bit field Wn GETBF BYn PUTBF byte put bit field Hn PUTBF halfword put bit field Wn PUTBF word put bit field Fn AXI register float <A> to the <I>'th power Dn AXI register double float <A> to the <I>'th power BYn IXI register byte <I> to the <J>'th power Hn IXI register halfword <I> to the <J> th power Wn IXI register word <I> to the <J> th power Fn SQRT register float square root Dn SQRT register double float square root Fn POLY floating polynomial Dn POLY double float polynomial Fn REM float divide with remainder Dn REM double float divide with remainder Fn INT float integer part Dn INT double float integer part Fn INTR float integer part with rounding Dn INTR double float integer part with rounding BYn MULAD byte multiply and add Hn MULAD halfword multiply and add Wn MULAD word multiply and add float multiply and add Fn MULAD Dn MULAD double float multiply and add BYn PSUM byte add and multiply

ھ

APPENDIX E Instruction table

Hn	PSUM	halfword add and multiply
Wn	PSUM	word add and multiply
Fn	PSUM	float add and multiply
Dn	PSUM	double float add and multiply
BYn	LIND	byte load index
Hn	LIND	halfword load index
Wn	LIND	word load index
BYn	CIND	byte calculate index
Hn	CIND	halfword calculate index
Wn	CIND	word calculate index

CONTROL INSTRUCTIONS

GO:B GO:H GO:W	jump byte jump halfword jump word	
JUMPG	jump general	
IF = GO IF Z GO IF = GO:B IF = GO:H	Z=1	equal (alt. assembly notation) byte displacement halfword displacement
IF >< GO IF -Z GO IF >< GO:B IF >< GO:H	Z=0	unequal (alt. assembly notation) byte displacement halfword displacement
IF > GO IF > GO:B IF > GO:H	S=0 and Z=0	greater signed
IF < GO IF S GO IF < GO:B IF < GO:H	S=1	less signed (alt. assembly notation)
IF >= GO IF -S GO IF >= GO:B IF >= GO:H	S=0	greater or equal signed (alt. assembly notation)
IF <= GO IF <= GO:B IF <= GO:H	S=1 or Z=1	less or equal signed
IF K GO IF K GO:B IF K GO:H	K=1	flag
IFK GO IFK GO:B IFK GO:H	K=0	not flag
IF >> GO IF >> GO:B IF >> GO:H	C=1 and Z=0	greater magnitude
IF >>= GO IF C GO IF >>= GO:I IF >>= GO:I	C=1 B H	greater or equal magnitude (alt. assembly notation)
IF << GO IF -C GO	C=0	less magnitude (alt. assembly notation)

- 245 -APPENDIX E Instruction table IF << GO:B IF << GO:H IF <<= GO C=0 or Z=1 less or equal magnitude IF <<= GO:B IF <<= GO:H IF ST GO specified bit in status register set IF ST GO:B IF ST GO:H IF -ST GO specified bit in status register not set IF -ST GO:B IF -ST GO:H BY LOOPI:B byte loop increment BY LOOPI:H byte loop increment Η LOOPI:B halfword loop increment Н LOOPI:H halfword loop increment W LOOPI:B word loop increment W LOOPI:H word loop increment F LOOPI:B float loop increment LOOPI:H F float loop increment D LOOPI:B double float loop increment LOOPI:H double float loop increment D BY LOOPD:B byte loop decrement BY LOOPD:H byte loop decrement Η LOOPD:B halfword loop decrement Н halfword loop decrement LOOPD:H LOOPD:B W word loop decrement W word loop decrement LOOPD:H F LOOPD:B float loop decrement

D	LOOPD:H	double float decrement
BX	LOOP:B	byte loop general step
BY	LOOP:H	byte loop general step
Н	LOOP:B	halfword loop general step
Н	LOOP:H	halfword loop general step
W	LOOP:B	word loop general step
W	LOOP:H	word loop general step
F	LOOP:B	float loop general step
F	LOOP:H	float loop general step
D	LOOP:B	double float loop general step
D	LOOP:H	double float loop general step
	CALL	call subroutine absolute
	CALLG	call subroutine general

float loop decrement

double float decrement

F

D

LOOPD:H

LOOPD:B

INIT	initialize stack
ENTM	enter module
ENTD	enter subroutine directly
ENTS	enter stack subroutine
ENTF	enter subroutine
ENTSN	enter max argument stack subroutine
ENTFN	enter max argument subroutine
ENTT	enter trap handler
ENTB	enter buddy subroutine
RET	clear flag return from subroutine
RETK	set flag return from subroutine
RETD	return from direct subroutine
RETT	trap handler return
IF K RET	if flag set subroutine return
RETB	buddy subroutine return
RETBK	set flag buddy subroutine return

STRING INSTRUCTIONS

BI	SMOVE	bit string move
BY	SMOVE	byte string move
Η	SMOVE	halfword string move
W	SMOVE	Word string move
F	SMOVE	float string move
D	SMOVE	double float string move
BY	SMVWH	byte move string while
BY	SMVUN	byte move string until
		0
BY	SMVTR	move translated string
BY	SMVTU	move string translated until
D T	0.0.0.	
BI	SMOVN	string move n bits
BX	SMOVN	string move n bytes
H	SMOVN	string move n halfwords
W	SMOVN	string move n words
r	SMOVIN	string move n floats
J	SMOVN	string move n double floats
DTw	CETII	
DIU	OF ILL OF TIT	Dit string fill
Un Hn	SETLI	byte string fill
เมือ	SPILL	nallword string fill
En	CELLI CELLI	word string fill
Dn	SPILL	double flast stat
DII		double float string fill
BIn	SETLLN	string fill n bita
BYn	SETLLN	string fill n buton
Hn	SETLLN	string fill n balfwords
Wn	SETLLN	string fill n words
Fn	SFILLN	string fill n floata
Dn	SFILLN	string fill n double floats
		outing that in double troats
BY	SCOMP	string compare
BY	SCOTR	string compare translated
BY	SCOPA	string compare with pad
BY	SCOPT	string compare translated with nad
		e september and and a set of a
BY	SSKIP	skip elements
		-
BI	SLOCA	string locate bit
BY	SLOCA	string locate byte
		-
BY	SSCAN	string scan
BX	SSPAN	string span
Вĭ	SMATCH	string match
υv	00040	
DV DV	SOLAH	set parity in string
DI	SCHPAR	cneck parity in string

.

MISCELLANEOUS INSTRUCTIONS

BY H W F D	BMOVE BMOVE BMOVE BMOVE BMOVE	byte block move halfword block move word block move float block move double float block move
BI	BYCONV	bit to byte convert
BI	HCONV	bit to halfword convert
BI	WCONV	bit to word convert
BI	FCONV	bit to float convert
BI	DCONV	bit to double float convert
BY	BICONV	byte to bit convert
BY	HCONV	byte to halfword convert
BY	WCONV	byte to word convert
BY	FCONV	byte to float convert
ВҮ	DCONV	byte to double float convert
Η	BICONV	halfword to bit convert
H	BYCONV	halfword to byte convert
H	WCONV	halfword to word convert
H	FCONV	halfword to float convert
н	DCONV	halfword to double float convert
W	BICONV	word to bit convert
W	BYCONV	word to byte convert
W	HCONV	word to halfword convert
W	FCONV	word to float convert
W	DCONV	word to double float convert
F	BICONV	float to bit convert
F	BYCONV	float to byte convert
F	HCONV	float to halfword convert
F.	WCONV	float to word convert
F.	DCONV	float to double float convert
D	BICONV	double float to bit convert
D	BICONV	double float to byte convert
ע	HCONV	double float to halfword convert
ע	WCONV	double float to word convert
ע	FCUNV	double float to float convert
F	BYCONR	float to byte convert
n	DVCOND	with rounding
IJ	DICONK	double float to byte convert
F	LICONTR	with rounding
Ľ		iitoat to naliword convert
n	LICONTO	with rounding
		with nounding
F	WCONR	float to yound convert
•		Lith nounding
D	WCONR	double float to word convert

with rounding

W	FCONR	word to float convert
D	FCONR	double float to float convert with rounding
BI	n LADDR	bit load address
BI	n LADDR	byte load address
	LADDR	halfword load address
wn Fr	LADDR	word load address
2 D 2	LADDR	float load address
Un	LADDK	double float load address
BI	RLADDR	bit load address record
BY	RLADDR	byte load address record
H	RLADDR	halfword load address record
W	RLADDR	word load address record
F	RLADDR	float load address record
D	RLADDR	double float load address record
BI	BLADDR	bit load address local
BY	BLADDR	byte load address local
Н	BLADDR	halfword load address local
W	BLADDR	word load address local
F	BLADDR	float load address local
D	BLADDR	double float load address local
Wn	CHAIN	load address of multilevel link
	NOOP	no operation
	SETK	set flag
	CLRK	clear flag
		0
Wn	GETB	get buddy
	FREEB	free buddy
		-

٠

SPECIAL INSTRUCTIONS

	SOLO TUTTI	disable process switch enable process switch
	SETE CLTE	set bit in trap enable register clear bit in trap enable register
	BP	break point instruction
BYn	TSET	test and set
	L := HL := ST1 := OTE1 := OTE2 := TOS := THA :=	load link register load upper limit register load lower limit register load first status register load first own trap enable register load second own trap enable register load top of stack register load trap handler register
	L =: HL =: LL =: ST1 =: OTE1 =: OTE2 =: MTE2 =: MTE1 =: CTE2 =: TEMM1 =: TEMM2 =: CED =: CAD =: CAS =: PS =: TOS =: THA =: P =:	store link register store upper limit register store lower limit register store first status register store first own trap enable register store second own trap enable register store first mother trap enable register store second mother trap enable register store first child trap enable register store second child trap enable register store first trap enable modification mask store second trap enable modification mask store current executing domain register store current alternative domain register store current segment on alternative domain store process segment register store trap handler register store trap handler register store program counter
	An := En := An =: En =:	load most significant part of double float register load least significant part of double float register store most significant part of double float register store least significant part of double float register

APPENDIX F Alphabetical instruction table

APPENDIX F Alphabetical instruction table

Legal data formats	Assembly notation	Name
BY H W F D BY H W F D BY H W F D BY H W F D BY H W F D BI BY H W F D BI BY H W F D BY H W F D BY H W F D BY H W F D BY H W F D	<pre>tn * tn + tn - tn / tn := tn =: tn ABS t ADD2 t ADD3 t ADD3</pre>	multiply add subtract divide load store absolute value add two arguments add three arguments
BI BY HW FD	tn AND tn AXI An := An =: B := B =:	AND register register <a> to the <i>'th power load most significant part of double float reg store most significant part of double float reg load local base local base store</i>
BI BY H W F D BY H W F D	t BLADDR t BMOVE	load address local block move
BI H W F D BI H W F D BI H W F D BY H W BY H W	t BYCONR t BYCONV CAD =: CAS =: CALL CALLG CED =: CES =: tn CHAIN tn CIND t CLEBI	oreak point instruction convert to byte with rounding convert to byte store alternative domain register store current segment alternative domain call subroutine absolute call subroutine general store current executing domain register store current executing segment register load address of multilevel link calculate index clear bit
BIBYHWFD	tn CLR CLRK CLTE	register clear clear flag clear bit in trap eachlo mogister
BI BY H W F D BI BY H W F D	tn COMP t COMP2 CTE1 =: CTE2 -:	register compare compare store first child trap enable register
BI BY H W F BY H W F D BY H W F D BY H W F D BY H W F D BY H W F D	t DCONV t DECR t DIV2 t DIV3 tn DIV4 ENTB ENTD ENTF	convert to double float decrement divide two arguments divide three arguments divide with remainder enter buddy subroutine enter subroutine directly enter subroutine

						APPENDIX F Alphabetical instruction table
						ENTFN ENTMenter max argument subroutine enter moduleENTM ENTSenter moduleENTS ENTSNenter stack subroutine enter max argument stack subroutine enter trap handlerENTT En :=load least significant part of double float registerEn =:store least significant part of double float register
BI	BY	н	W W		D D	t FCONR convert to float with rounding
	BY BY	н н	W W W		-	FREEBfree buddytGETBget buddytnGETBFget bitfieldtnGO:BjumpbyteGO:HjumpbyteCoth
				F	D	t HCONR convert to halfword with rounding
BI	BI		W	ŗ	D	t HCONV convert to halfword HL := load upper limit register
						HL =: store upper limit register
	BY BY BY BY BY BY BY BY BY BY	H H H H H H H H H H H H H H H H H H H				<pre>IF -ST GO:t jump if specified status bit not set IF -C GO:t jump if magnitude less IF -K GO:t jump if flag not set IF -S GO:t jump if flag not set IF -Z GO:t jump if not equal IF <rel> GO:t jump if not equal IF C GO:t jump if relation true IF C GO:t jump if flag set IF K RET subroutine return if flag set IF S GO:t jump if signed less IF ST GO:t jump if specified status bit set IF Z GO:t jump if equal</rel></pre>
	BY	H	W	F	D	t INCR increment INIT initialize stack
BI	BY	н	W W	F F	D D D	Initial floatInterfactorial statestn INTfloatinteger parttn INTRfloatinteger part with roundingtn INVinvert registertn INVCwordinvert register with carrytn IXIregister I to the <j>'th powerJUMPGjump generalL :=load</j>
BI	BY BY	H H	W W	F	D	L =: store link register tn LADDR load address tn LIND load index LL := load lower limit register
BI	BY BY BY BY BY BY BY	H H H H H H	W W W W W W	F F F F F F F	D D D D D D D D D D D D D D D D D D D	LL =:store lower limit registert LOOP:Bloop general stept LOOP:Hloop general stept LOOPD:Bloop decrementt LOOPD:Hloop decrementt LOOPI:Bloop incrementt LOOPI:Hloop incrementt LOOPI:Hloop incrementt MOVEmove

ND.05.009.01

- 252 -

							MTE1 := MTE1 :: MTE2 :=	load first mother trap enable register store first mother trap enable register load second mother trap enable register
	DV	τī	LT	F		5		store second mother trap enable register
	DI		W	Г Г	2	С -		multiply two arguments
	DI		W W	Г Г	ע	. U 		multiply three arguments
	BI	H TT	W	r P	ע	tn	MUL4	multiply with overflow
	DI	п	W	r F	ע		MOLAD	multiply and add
	ы	н	W	r	ע	τn	NEG	register negate
דמ	ъv	U.	1.7			.	NUOP	no operation
DT	DI	п	W			un	OTE1	UN register
								toad first own trap enable register
								load accord own trap enable register
					1		0162 :=	store second own trap enable register
							$O_{162} = :$	store second own trap enable register
				Ū	n	+		store program counter
				c	υ	UII	POLI	atoro procosa sogment register
	RV	ч	IJ	ទ	ח	+ n		add and multiply
	DI	п U	พ น	£	ע		ראטריז סיויזיס	add and multiply
	BY	и Ч	พ เม			+n	DIFFRT	put bit
	01	11	n				R •-	load record base
							R	record base store
				F	ח	tn	REM	divide with remainder
				•	D		RET	clear flag return from subroutine
							RETR	buddy subroutine return
							RETBK	set flag buddy subroutine return
							RETD	return from direct subroutine
							RETK	set flag subroutine return
							RETT	trap handler return
BI	BY	Н	W	F	D	t	RLADDR	load address record
	BY				-	t	SCHPAR	check parity in string
	BY					t	SCOMP	string compare
	BY					t	SCOPA	string compare with pad
	BY					t	SCOPT	string compare translated with pad
	ΒY					t	SCOTR	string compare translated
BI	BY	Η	W	F	D	t	SET1	set to one
	ΒY	Η	W			t	SETBI	set bit
						ļ	SETE	set bit in trap enable register
							SETK	set flag
ΒI	ΒY	Η	W	F	D	tn	SFILL	string fill
ΒI	BY	Η	W	F	D	tn	SFILLN	string fill n elements
	ΒY	Η	W			t	SHA	shift arithmetical
	BY	Η	W			t	SHL	shift logical
	BY	Η	W			t	SHR	shift rotational
BI	BY					t	SLOCA	string locate
	BY			_	_	t	SMATCH	string match
BI	BY	H	W	F	D	t	SMOVE	string move
BI	BY	Н	W	F	D		SMOVN	string move n elements
	BX						SMVTR	move translated string
	BX					t	SMVTU	move string translated until
	BI					L L	SMVUN	move string until
	Вĭ					L L	SMVWH	move string while
				F	P	.	SOLU	uisable process switch
	pv			r	ע		SALT SOCVI	register square root
	DI						SOCHIN	SUTING SCAN

APPENDIX F Alphabetical instruction table

ND.05.009.01

skip elements

t SSCAN t SSKIP

BY BY APPENDIX F Alphabetical instruction table

.

	BY BY					t t	SSPAN SSPAR ST1 :=	string span set parity in string load first status register store first status register
BI	BY BY BY	H H H	W W W	F F F	D D D	t t t	STZ SUB2 SUB3 SUBC	store zero subtract two arguments subtract three arguments
BI	BY	H	W	F	D	t	SWAP	subtract with carry swap
							TEMM1 =: TEMM2 =:	store 1st trap enable modification mask store 2nd trap enable modification mask
BI	ВҮ	H	W	F	D	t	TEST THA := THA =: TOS := TOS =:	test against zero load trap handler register store trap handler register load top of stack register store top of stack register
			W			tn	TSET	test and set
			W W			tn tn	UDIV UMUL	unsigned divide unsigned multiply
BI	BY	Н		F	D	t	WCONR	convert to word with rounding
BI	BY	H		F	D	t	WCONV	convert to word
BI	BY	H	W			tn	XOR	eXclusive OR register

APPENDIX G Instruction code table

APPENDIX G Instruction code table

This table gives an overview of the octal codes for the various instructions. A blank indicates that that data type may not be used for that instruction. The column REF. gives the cross reference number used in appendix H.

		BI	BY	Ħ	W	F	D	REF.	MANUAL
tn	:=	176004	004	010	014	020	024	1	10.1
B	:=				176010			2	10.2
R	:=				030			3	10.3
tn	=:	176014	034	176020	040	044	050	4	10.4
<u>P</u> R	=:				176011			<u> </u>	10.5
t	MOVE	176013	031	176024	032	033	054	7	10.7
t	SWAP	176275	176276	176277	122	176334	176335	8	10.8
tn	COMP	176030	060	176034	064	070	074	9	10.9
÷	COMP2	176025	055	176026	056	1057	100	10	10.10
tn	NEG	101	177010	177014	220	224	224	12	10.12
tn	INV	177020	177024	177030	230			13	10.13
tn	INVC				177420			14	10.14
tn	ABS		177400	177404	177410	177414	177414	15	10.15
tn	+		176064 176074	176070	124 140	130 1111	150	10	10.10
tn	*		176104	176110	154	160	164	18	10.18
tn	1		176114	176120	170	174	350	19	10.19
t	ADD2		176027	176124	123	176126	176127	20	10,20
t	SUB2		176130	176131	340	176133	176134	21	10.21
с t			176142	176143	176124	176140	176146	22	10.22
t	ADD 3		176147	176150	176151	176152	176153	24	10.24
<u>t</u>	SUB3		176154	176155	176156	176157	176160	25	10.25
t	MUL 3		176161	176162	176163	176164	176165	26	10.26
t	DIV3		176166	176167	176170	176171	176172	27	10.27
tn tn	MUL4 DIVL		176054	176060	176174			20 29	10.20
tn	UMUL		110004	170000	176200			30	10.30
tn	UDIV				177110			31	10.31
tn	ADDC				177100			32	10.32
tn	SUBC	204	204	2011	177104	210	214	33	10.33
tn t	STZ	204	204	204	204	210	214	34	10.34
t	SET 1	176206	176207	176210	115	107	176211	36	10.36
t	INCR		176212	116	117	120	176213	37	10.37
t	DECR		176214	176215	121	176216	176217	38	10.38
tn	AND	176714	176220	176224	344			39	10.39
tn	XOR	176774	176240	176244	240			40	10,40
t	SHL		176250	176251	176252			42	10.42
t	SHA		176253	176254	176255			43	10.43
t	SHR		176256	176257	176260			44	10.44
tn	GETBI		176264	176270	176720			45	10.45
t t	CLEBI		177175	177176	177177			40	10.40
t	SETBI		177200	177201	177202			48	10.48
tn	GETBF		176740	176744	176750			49	10.49
<u>tn</u>	PUTBE	···· · · ·	176754	176760	176764	10(200	17(20)	50	10.50
tn			176210	176218	176220	176300	176304	51	10.51
tn	SORT		110310	110317	110320	176324	176330	53	10.52
tn	POLY					176340	176344	54	10.54
tn	REM					177130	177134		10.55
tn	INT					177140	177144	56	10.56
tn	TNIK		176250	176258	25.0	176260	17636U	57 58	10.57
tn	PSUM		176370	176374	176400	176404	176410	59	10.59
tn	LIND		176414	176420	254			60	10.60
tn	CIND		176424	176430	260			61	10.61
:B	GO				300			62	11.1
:н :₩	GO GO				301			03 КЦ	11.1
	JUMPG				264				11.2
<u>: B</u>	IF = GO				304			66	11.3

APPENDIX G Instruction code table

	BI	BY	Н	W	F	D	REF.	MANUAL
:H IF = GO				305			67	11 2
B IF >< GO				306			68	11.3
:H IF >< GO				307			69	11.3
:B IF > GO				310			70	11.3
<u>:H IF > GO</u>								11.3
:B IF < GO				312			72	11.3
:H IF < GO				313			73	11.3
:B IF >= GO				314			74	11.3
:H IF >= GO				315			75	11.3
$\frac{\mathbf{B} \mathbf{L} \mathbf{F} \mathbf{\zeta} = \mathbf{G} \mathbf{O}}{\mathbf{B} \mathbf{L} \mathbf{F} \mathbf{\zeta} = \mathbf{G} \mathbf{O}}$				316			76	11.3
				317			77	11.3
·H TF K CO				320			78	11.3
:B IF -K GO				322			19	11.3
H IF -K GO				323			81	11 3
:B IF >> GO				324			82	11.3
:H IF >> GO				325			83	11.3
:B IF >>= G()			326			84	11.3
:H IF >>= GO	כ			327			85	11.3
<u>:B IF << GO</u>				330			86	11.3
:H IF << GO				331			87	11.3
:B IF <<= G()			332			88	11.3
:H IF <<= GC)			333			89	11.3
BIP ST GO				176173			90	11.3
BIR ST CO				176544			91	11.3
:H 1F -ST GC))			176201			92	11.3
:B t LOOPT	•	176336	176227	277	176121	176125	93	11.3
:H t LOOPI		176436	176437	211	176441	1764455	94	11.4
B t LOOPD		176443	176444	176445	176446	176447	96	11.5
:H t LOOPD		176450	176451	176452	176453	176454	97	11 5
B t LOOP		176455	176456	176457	176460	176461	98	11.6
:H t LOOP		176462	176463	176464	176465	176466	99	11.6
CALL				303			100	11.7
CALLG				265			101	11.8
INIT				334			102	11.9
ENTM				337			103	11.10
ENTD				234			104	11.10
ENTS				270			105	11.10
ENTR	·			335			106	11.10
ENION				272			107	11.10
ENICN				330			108	11.10
ENTR				275			109	11.10
RET				200			111	11.10
RETK				201			112	11.11
RETB				177034			113	11.11
RETBK				177035			114	11.11
RETD				202			115	11.11
RETT				203	. <u>.</u>		116	11.11
IF K RET				235			117	11.11
t SMOVE	176546	176547	176550	176551	176552	176553	118	12.2
C SMVWH		176562					119	12.3
t SMVTP		17655					120	12.4
t SMVTU		176565					121	12.6
t SMOVN	176566	176567	176570	176571	176572	176573	123	12.7
tn SFILL	176574	176600	176604	176610	176614	176620	124	12.8
tn SFILLN	176624	176630	176634	176640	176644	176650	125	14.9
t SCOMP		176654					126	12.10
t SCOTR		176655					127	12.11
t SCOPA		176676					128	12.12
t SCOPT		176677					129	12.13
t SSKIP		176656					130	12.14
t SLOCA	176657	176660					131	12.15
L SOUAN		1/0001					132	12.16

•

APPENDIX G Instruction code table

		BI	BY	н	W	F	D	REF.	MANUAL
t	SSPAN		176662					122	10.40
t	SMATCH		176663					133	12.17
t.	SSPAR		176664					134	12.18
÷	SCHPAR		176665					135	12.19
ŧ	BMOVE		176440	177170	177171	177170	177170	130	12.20
<u>t</u> .	BICONV		176511	176516	176522	176520	176525	137	13.1
ť	BYCONV	176504	110511	176517	176524	176521	176526	130	13.2
ť	HCONV	176505	176512	110011	176525	176522	176527	139	13.2
t	WCONV	176506	176513	176520	110525	176522	176540	140	13.2
t	FCONV	176507	176514	176521	176526	110333	176540	141	13.2
t	DCONV	176510	176515	176522	176527	176534	100341	142	12 2
t	BYCONR				.10521	177160	177161	145 144	12 2
t	HCONR					177162	177163	145	13 3
t	WCONR					177164	177 165	145	13.3
t	FCONR				177203		177204	147	13.3
tn	LADDR	177040	177044	177050	176474	176474	177054	148	13.4
t	RLADDR	176125	176132	176261	276	276	176262	149	13.5
t	BLADDR	176263	176274	176467	176543	176543	176470	150	13.6
tn	CHAIN				176554			151	13.7
	NOOP				003			152	13.8
	SETK				177002			153	13.9
	CLRK				177003			154	13.10
Wn	GETB				177114			155	13.11
	FREEB				176666			156	13.12
	TUTTI				177000				14.1
	SETE				176071			158	9.2
	CUTE				176471			159	14.3
	BP				110412			160	14.4
t	TSET				176500			101	14.5
L	:=				176473			162	14.0
HL.	:=				176667			164	14.7
LĹ	:=				176670			165	14 7
ST 1	1:=				176671			166	14.7
<u>018</u>	S1:=				176673			167	14.7
OTE	2:=				176674			168	14.7
TOS	5:=				176675			169	14.7
THA	.:=				176712			170	14.7
L	=:				176700			171	14.8
HL_	=:				176701			<u> </u>	14.8
	=:				176702			173	14.8
STI	z:				176703			174	14.8
OTE	· = : - 2 - •				176705			175	14.8
MTE	1				176706			176	14.8
MTF	2=.				176551			<u> </u>	14.8
CTE	1=:				177120			178	14.0
CTE	2=:				177121			1/9	14.0
TEM	M1=:				177122			181	14.0
TEM	M2=:				177123			182	14.0
CED	=:				177124			183	14.8
CAD	=:				177125			184	14.8
CES	=:				177126			185	14.8
CAS	=:				177127			186	14.8
PS=	:				177174			187	14.8
TOS	=:				176711			188	14.8
THA	=:				176713			189	14.8
P	=:				176542			190	14.8
An	:=				177060			191	14.9
<u>En</u>	:=				177064			192	14.9
An	=:				177070			193	14.9
Еn	=:				177074			194	14.9
	iileg.1				000			195	-
n	iileg.2				001			196	-
	web lettil a				314			1147	

....

APPENDIX H Instruction code cross reference table

APPENDIX H Instruction code cross reference table

This table lists all octal instruction code values. For each value a reference number to the instruction code table in appendix G is given. The instruction name can then be found by consulting appendix G.

	0	1	2	3	4	5	6	7
000000	0	196W	161W	152W	1BY	1 B Y	1BY	1 B Y
000010	18	1 H	18	1H	1W	1W	1W	1W
000020	1F	1F	1 <i>F</i>	18	1D	1D	1D	1D
000030	ЗW	7 B Y	7W	7F	4BY	4BY	4BY	4BY
000040	4W	4 W	4₩	4W	4F	4F	4F	4F
000050	4D	4D	4D	4D	7 D	10BY	10W	10F
000060	9BY	9BY	9B1	9BY	9W	9W	9W	9W
000070	9F	9F	9F	9F	9D	9D	9D	9D
000100	10D	11BI	11BY	1 1H	1 1 W	11F	11D	36F
000110	3581	35H	35W	35F	35D	36W	37H	37W
000120	578	38W	8W	20W	16W	16W	16W	16W
000130	101	10F	IOF	16F	160	160	160	160
000140	170	170	170	1710	175	175	171	175
000150	1912	1/0	190	195	101	100	190	100
000100	100	107	10F	101	100	100	100	100
000170	11111	1120	116W	19W 116W	19r ว/เม #	200 #	201112	່ງກາງກາງກາງ
000210	346	315	346	372	- אוייכ	- הדכ	- אדיכ קוני	- או יי נ
000220	121	121	129	124	120 *	120 *	120 #	120 *
000230	13W	13₩	13W	131	104₩	117W	0	0
000240	40W	40W	40W	40W	41W	41W	41₩	41₩
000250	58W	58W	58W	58W	60W	60W	60W	60W
000260	61W	61W	61W	61W	65W	101₩	0	0
000270	105W	0	107W	0	109W	110W	149F #	94W
000300	62W	63W	64W	100W	66W	67W	68W	69W
000310	70W	71W	72W	73W	74W	75W	76W	77W
000320	78W	79W	80W	81W	82W	83W	84W	85W
000330	86W	87W	88W	89W	102W	106W	108W	103W
000340	21W	95W	0	0	39W	39W	39W	39W
000350	19D	190	190	190	0	0	0	0
000300	U O	U	U	0	1071	10711	1070	10711
176000	0	. 0	0	0	19/W 19T	19/W 19T	19(W 10T	19/1
176010	214	64 64	5	0 78 T	101 181	101	191 191	цвт
176020	44	411	<u>4</u> н	4H	78	1081	108	2081
176030	9B1	9B1	981	981	98	9H	98	QH
176040	28BY	28BY	28BY	28BY	28H	28H	28H	28H
176050	28W	28W	28W	28W	29BY	29BY	29BY	29BY
176060	29н	29H	29H	29H	16BY	16BY	16BY	16BY
176070	16H	16H	16H	16H	17BY	17BY	17BY	17BY
176100	17H	17H	17H	17H	18BY	18BY	18BY	18BY
176110	18H	188	18H	18H	19BY	19BY	19BY	19BY
176120	19H	198	19H	19H	20H	149BI	20F	20D
176130	2181	218	14981	211	210	2281	228	228
176160	225	220	2 ງມຂ	230	259V	< 3F 25 H	230	2481
176160	25 D	26BY	246	24U 26W	2551	250	278V	278
176170	271	27F	270	20W	201	200	200	201
176200	ROW	300	30W	30W	938	35BT	36BT	36BY
176210	36H	36D	37BY	37D	38BY	38H	38F	38D
176220	39BY	398Y	39BY	39BY	39H	39H	39H	39H
176230	40BY	40BY	40BY	40BY	40H	40H	40H	40H
176240	41BY	41BY	41BY	41BY	41H	41H	41H	41H
176250	42BY	42H	42W	43BY	43H	43W	44BY	44H
176260	448	149H	149D	150BI	45BY	45BY	45BY	45BY
176300	451	451	458	458	150BY	681 C1D	881	8H
176210	50EV	520V	50EV		510	עו כ בסש	5 JU 5 2 H	524
176220	5201	5281	5201 520	5201	536	52E	52E	52E
176220	530	520	52M	52M	225	10 10	01/8A 724	יונס גרכי
176340	54F	54F	54F	54F	54D	54D	540	540
176350	58BY	58BY	58BY	58BY	58H	58H	58H	58H
176360	58F	58F	58F	58F	58D	58D	58D	58D
176370	59BY	59BY	59BY	59BY	59H	59H	59H	59H
176400	59W	59W	59W	59W	59F	59F	59F	59F
176410	59D	59D	59D	59D	60BY	60BY	60BY	60BY

APPENDIX H Instruction code cross reference table

	0	1	2	3	4	5	6	7
176420	60H	60H	60H	60н	61BY	61BY	61BY	61BY
176430	61н	61H	61H	61H	94F	94D	95BY	95H
176440	137BY	95F	95D	96BY	96H	96W	96F	96D
176450	97 B Y	97H	97W	97F	97D	98BY	98H	98W
176460	98F	98D	99BY	99H	99W	99F	99D	150H
176470	150D	159W	160W	163W	148F 🕈	148F 🕈	148F 🗮	148F 🕈
176500	162W	0	0	0	139BI	140BI	141BI	142BI
176520	14381	13081	140BY	141BY	142BY	1438Y	138H	139H
176530	1386	1308	1430	130W	139W 1555	1280	142W	143W
176540	141D	142D	1908	150F #	91W	02W	1188T	11887
176550	118H	118W	118F	118D	15 I W	151W	1518	151W
176560	177W	178W	119BY	120BY	121BY	122BY	123BI	123BY
176570	123H	123W	123F	123D	124BI	124BI	124BI	124BI
176600	124BY	124BY	124BY	124BY	124H	124H	124H	124H
176610	124W	124W	124₩	124W	124F	124F	124F	124F
176620	124D	124D	124D	124D	125BI	125BI	125BI	125BI
176640	1258	12501	125BI 125W	125BI 125W	1258	125H	1258	125H
176650	1250	1250	1250	1250	1255	1278Y	13087	1275
176660	131BY	132BY	133BY	134BY	135BY	136BY	156W	1649
176670	165W	166W	0	167W	168W	169W	128BY	129BY
176700	17 1W	172W	173W	174W	0	175W	176W	0
176710	0	188W	170W	189W	39BI	39BI	39BI	39BI
176720	45W	45W	45W	45W	46BY	46BY	46BY	46BY
176710	40H	40H	46H	46H	46W	46W	46W	46W
176750	4961 20W	49D1	49BI 2000	4981 2007	49H	49H FORV	49H	49H
176760	508	50H	50H	50H	5081	5081	5081	5081
176770	40BI	40BI	40BI	40BI	41BI	41BI	41BI	41BI
177000	157W	158W	153W	154W	0	0	0	0
177010	12BY	12BY	12BY	12BY	12H	12H	12H	12H
177020	13BI	13BI	13BI	13BI	13BY	13BY	13BY	13BY
177030	13H	13H	13H	13H	113W	114W	0	0
177050	1/1907	14881	148B1	14881	148BY	148BY	148BY	148BY
177060	1011	1400 101W	101W	140H 101W	140D 1020	1460	1480 1000	1480
177070	193W	193W	193W	193W	192W	192W 104W	192₩ 104₩	19∠₩ 10.11W
177100	32W	32W	32W	32W	33W	338	33W	338
177110	31W	31W	31W	31W	155W	155W	155W	155W
177120	179W	180W	181W	182W	183W	184W	185W	186W
177130	55F	55F	55F	55F	55D	55D	55D	55D
177140	56F	56F	56F	56F	56D	56D	56D	56D
177160	572 11110	575	578	575	570	57D	57D	57D
177170	1378	1379	1376	1370	1402 1871	140D 1787	11712	0 1/714
177200	48BY	48H	48W	147W	147D	0	0	0
177210	0	0	0	0	0	ō	õ	õ
177220	0	0	0	0	0	0	0	0
177230	0	0	0	0	0	0	0	0
177240	0	0	0	0	0	0	0	0
177260	0	0	0	0	0	0	0	0
177270	0 0	0	0	n	0	0	0	0
177300	õ	õ	õ	õ	õ	õ	0	0
177310	0	0	ō	ō	ō	õ	ŏ	õ
177320	0	0	0	0	0	0	0	0
177330	0	0	0	0	0	0	0	0
177340	0	0	0	0	0	0	0	0
177560	0	U	0	0	0	0	0	0
177370	0	0	0	0	U Q	U	0	U
177400	15.BY	15RY	15BY	15RY	15H	158	ั 15म	15H
177410	15W	15W	15W	15₩	15D #	15D *	15D #	15D #
177420	14W	14W	14W	14W	0	0	0	0
177430	0	0	0	0	0	0	0	0

- 260 -

•

APPENDIX I Setting of status bits

This table indicates which status bits may be modified and which trap conditions may be invoked by the various instructions. Be aware that some instructions will unconditionally set or clear various status bits, regardless of the result or operand value.

	Ρ			•		Ι	•			I.S			B.A	A	A	•		S	S.P			X.I	Ι	Ι	
	S	_		•	_	V	D.F	F	В	0.1	В	С	P.T	Т	Т	A.D	Ι	Т	T.R	D	D	S.I	0	S	P
•••••	D	Z	С	S.K	0	0	Z.U	0	0	V.T	Т	Т	T.F	R	W	Z.R	Х	0	U.T	Т	Ε	E.C	S	E	V
*		¥	×	*			× ×		ж	• ,			٠.						•						
		*	*	*: ¥.	*		*:* *:*	π ±	π ×	:*			:*	* *		*:*	*		:*	*	*	*:	*		*
+		÷	*	*.	*		* * * * *	ж ж	×	:*			:*	*		* ; *			:*	*	*	<u>*</u> :	*		Ŧ
-		-	Ĩ	*: *:	Ŷ		* *	*	*	: *			:*	×		π :π	π.		:7	*	*	*:	*		*
/		÷	÷	*:	*		* ; * * . *	*	×	;π ×			: *	×		7: 7	*		:*	*	*	*:	*		*
·		*	¥	*: *:	*		***	-	×	:*			:*	*	×	* *	ж ж		:"		π 	<u>*</u> :	*		*
		*	ž	*:	×		*:*	-	л	:*			:*	×	×	* : *	π		:*		*	*:	*		*
ADO		ĩ	×	^: ×.	×		*: × ×	×	ж	:*			:*			.:.			:*	*	*	:			
ADDO		*	Ŷ	*: *:	×		ж ж	*	×	:*			:*	π.	π.	*:*	*		:*	*	*	*:	*		*
ADDC		ж ш	×	*: *	×		ж ал	ж ч	π 	:7			:*		T	*:*	*		:*	*	*	*:	*		*
ADDC		π ¥	π ¥	π: ×	*		* :*	*	*	:*			:*	*		*:*	*		:*	*	*	*:	*		¥
		×	×	π: ×.	×		* * *	π	*	:*			:*	*		***	*		:*	*	*	*:	*		*
AAL Am		×	*	*:	×		***		×	:7			:7	*		*:*	*		:*	*	*	*:	*		*
AII I=		т ж	ж У	*: *	×		***	×	×	:*			:*	Ŧ		*:*	*		:*	*	*	*:	*		*
An =:		π ×	×	π :	π 		*: *	π	π	:*			:*		Ŧ	***	*		:*	*	*	*:	*		¥
B :=		π	π	<u>.</u> :	*		***	*	*	:*			:*	Ŧ		*:*	Ŧ		:*	¥	¥	*:	¥		¥
B =:		*	*	*:	*		*:*	*	*	:*			:*		¥	*:*	¥		:*	¥	¥	*:	¥		¥
BLADDR		*	*	*:	*		***	Ħ	*	:*			:*	¥		*:*	¥		:*	¥	¥	:			¥
BMOVE		*	*	*:	*		*:*	Ħ	¥	:*			:*	¥	¥	*:*	¥		:*	¥	¥	*:	*		¥
BP				:			:			:*			*:*			:			:*	¥	¥	:*			
BYCONR		*	*	*:	×		*:*	¥	*	:*			:*	¥	¥	*:*	¥		:*	¥	¥	*:	¥		¥
BYCONV		Ħ	Ŧ	*:	Ŧ		*:*	¥	¥	:*			:*	¥	¥	*:*	¥		:*	¥	¥	*:	¥		¥
CALL				:			:			:*	¥	*	:*			:			:*	¥	¥	:		*	¥
CALLG				:			:			:*	¥	¥	:*	¥		*:*	¥		:*	¥	¥	*:	¥	×	¥
CHAIN		*	*	*:	*		:*	¥	×	:*			:*	¥		*:*	¥		:*	¥	¥	*:	¥		¥
CIND		*	*	*:	*		*:*	¥	¥	:*			:*	¥		*:*	¥		:*	¥	¥	*:	¥		¥
CLEBI		*	*	*:	*		* * *	*	¥	*:*			:*	¥	¥	*:*	¥		:*	¥	¥	*:	¥		¥
CLR	•	Ŧ	Ŧ	*:	×		*:*	¥	¥	:*			:*			:			:*	¥	¥	:			
CLRK				:*			:			:*			:*			:			:*	¥	¥	*:	¥		
CLTE				:			:			*:*			:*	¥		*:*			:*	¥	¥	*:	¥	ł	¥
COMP	1	*	*	*:	*		*:*	*	*	:*			:*	¥		*:*	¥		:*	¥	¥	*:	¥	ł	¥
COMP2	•	*	*	*:	*		*:*	*	*	:*			:*	¥		*:*	¥		:*	¥	¥	*:	×	1	¥
CTE1 :=		*	*	*:	*		*:*	*	×	:*			:*	¥		*:*	¥		:*	¥	×	*:	¥	ł	¥
CTE1 =:	1	₩	*	*:	*		*:*	*	*	:*			:*		¥	*:*	¥		:*	¥	¥	*:	×	÷	¥
CTE2 :=	•	*	*	*:	*		*:*	#	*	:*			:*	¥		*:*	¥		:*	¥	¥	*:	*	ŝ	¥
CTE2 =:		*	*	*:	*		*:*	¥	*	:*			:*		¥	*:*	×		:*	¥	¥	*:	¥	ł	¥
DCONV	•	*	*	*:	*		*:*	*	¥	:*			:*	¥	¥	*:*	¥		:*	¥	¥	*:	*	ł	¥
DECR	1	*	# 	*:	*		*:*	¥	¥	:*			:*	¥	¥	*:*	¥		:*	¥	¥	*:	*	ł	¥
DIV2	1	*	*	*:	*		*:*	*	¥	:*			:*	¥	¥	*:*	¥		:*	¥	¥	*:	¥	1	H
DIV3	1	¥	¥ 	*:	*		*:*	¥	¥	:*			:*	¥	¥	*:*	¥		:*	¥	¥	*:	¥	;	¥
DIV4	1	×	¥	*:	¥		*:*	¥	¥	:*			:*	×	¥	*:*	¥		:*	¥	¥	*:	¥	ł	¥

APPENDIX I Setting of status bits

	P S		•	I V	D.F	F	в	I.S	в	С	B.A P.T	A T	A T	٦.	т	S T	S.P	Л	л	Χ.	IJ		
•••••	D Z	C S.	.K 0	0	Z.U	0	0	V.T	T	Ť	T.F	R	Ŵ	Z.R	x	0	U.T	T	E	Б.(S E	, P : V
ENTB		•	•		•			. *	×		•	×		. •			•			•			
ENTD					•			. *	×		:*	* •		π:		Ħ	:*	*	*	*:	×		×
ENTE					•			:*	- -		:7			. :			:*	¥	¥	:		¥	×
ENTEN		3			:			:7	*		:*	Ŧ		*:			:*	¥	¥	*:	×	- H	
ENTRA			5		:			:*	*		:*	¥		*:			:*	¥	¥	*:	¥	*	: *
EN I M ENTRO			3		:			:*	¥		:*	¥		*:		¥	:*	¥	¥	*:	¥	¥	×
ENTS		:	1		:			:*	¥		:*	¥		*:		¥	:*	¥	¥	*.	¥	×	×
ENTSN		:	:		:			:*	¥		:*	¥		* :		¥	.*	¥	¥	* .	¥	×	×
ENTT		:			:			:*	¥		:*	¥		*:		¥	*	¥	¥	×.	×	×	×
En :=	¥	* *:	¥		*:*	¥	¥	:*			.*	¥		*.*	¥		• *	¥	¥	*.	¥		¥
En =:	*	* *:	¥		*:*	¥	¥	**			•*		¥	*.*	¥		• •	*	*	¥.	*		
FCONR	¥	* *:	¥		*.*	¥	¥	*			.*	¥	¥	*.*	¥		• · ·	*	¥				×
FCONV	¥	* *	¥		* *	¥	¥	.*			.*	¥	¥	*.*	*			Ĩ	ž	<u>*:</u>	×		π
FREEB		:			•			•*					¥	*.*	*			Ĩ	×	*:	ж У		π
GETB		•			:			.*				×		* *	ž	×	:*	×	×	7:	*		*
GETBF	¥	* *.	*	4	*.*	* 3	¥	¥.¥				Ŷ.		* *	ж ж	π	:*	π	π	. :	*		*
GETBT	*	* *.	*		¥.¥	* *		*.*			: _	*		* * *	π 		:*	π	π	*:	*		×
GO:B									×		:* *	Ħ		ж:ж ×	π		:*	*	*	*:	Ŧ		×
GO:H		•			•				×		**			*:			:*	*	*	:		¥	¥
GO•W		•			•			:т 	×		:*			*:			:*	Ŧ	Ŧ	:		¥	¥
HCONR	*	* *.	×	,		× ,		:*	Ħ		:7			*:			:*	¥	¥	:		¥	¥
HCONN		* *	×	3	π ; π κ . μ	ж 1 ж 1	ж 2	:7			:*	*	*	*:*	*		:*	¥	¥	*:	¥		¥
HI •-	*	· · · ·	*	ر ر	κ.π. κ. <u>κ</u>	* 7	Б 2	:*			:*	*	¥	*:*	¥		:*	¥	¥	*:	*		¥
ПС і- Ш	×	* *:	*	,	***	π 7 × 1	к 4	:"			:*	¥		*:*	¥		:*	¥	¥	*:	¥		¥
	~	~ ~;	×		* : *	π 7	T	:*			:*		Ħ '	*:*	¥		:*	¥	¥	*:	¥		¥
IF C GO		:			:			:*	*		:*			*:			:*	¥	¥	:		¥	
$\frac{1}{1} - C + GO$:			:			:*	¥		:*		•	*:			:*	¥	¥	:		¥	
$\frac{1F}{V} = \frac{K}{V} = \frac{GO}{V}$:			:			:*	¥		:*		ł	¥:			:*	¥	¥	:		¥	
1F - S GO		:			:			:*	¥		:*		ł	*:			:*	¥	¥	:		¥	
IF -ST GO		:			:			:*	¥		:*		÷	*:			:*	¥	¥	:		¥	
1F - Z GO		:			:			:*	¥		:*		÷	*:			:*	¥	¥	:		¥	
IF <rel> GO</rel>		:			:			:*	¥		:*		ł	¥:			:*	¥	¥	:		¥	
IF K GO		:			:			:*	¥		:*		ł	*:			:*	¥ ·	¥			¥	
IF K RET		:			:			:* ·	¥		:*		ł	ŧ.			:*	¥	¥	:		¥	
IF S GO		:			:			:*	¥		:*		ł	ŧ.			:*	¥	×	:		¥	
IF ST GO		:			:			:* ·	¥		:*		ł	f :			*	¥	¥	•		¥	
IFZ GO		:			:			:*	¥		:*		ł	ŧ.			*	* 3	¥	•		¥	
INCR	¥	* *:	¥	¥	:* :	ŧ ¥	•	:*			:* :	F 1	÷)	• * •	f		*	* -	if i		¥		¥
INIT		:			:			:*			:* i	F	÷	f . # - I	F		**	* 1	F 3	¥.	¥		¥
INT	*	* *:	×	×	: * :	ŧ *	•	:*			:* 3	f	3	• • * •	F		**	H	•		¥		¥
INTR	*	* *:	¥	¥	:* 3	ŧ¥		:*			:* 3	F	3		f		**	* 3	• •	¥.	¥		¥
INV	* -	* *:	¥	¥	:*)	ŧ¥		:*			*			:			**	₩ ł	ŧ	:			
INVC	* -	* *:	¥	¥	:* 3	ł¥		:*			:*			:				F 3	f	:			
IXI	* -	* *:	¥	¥	:* 3	F ¥	¥	*			.*)	F	Ä	• <u>*</u> •	F		• • * •	F 3	F 3	• •	¥		¥
JUMPG		:			:			:* 1	ŧ		:* 3	E	ł		F		.* :	ŧ 3	• •	•.	¥	¥	¥
L :=	* -	* *:	¥	¥	:* *	÷¥		:*			** *	F	ł		F		.* i	63	F 3	•.	¥		¥
L =:	* -	* *:	¥	¥	:* *	ł #		:*			:*	,	E al		ŀ		•* 1	ŧ 3	• •		¥		¥
LADDR	* :	• *:	¥	¥	:* *	*		:*			:*			:			.* 3	6 3	E H		¥		¥
LIND	* 3	ŧ *:	¥	¥	:* *	*		:*			* *	ł	¥	* * *	ł		• * •	E 3	F #		*		¥
LL :=	* 3	• *:	¥	¥	:* *	*		:*			***	ł	¥	* * *	ł		·* •	E N	E H	•	¥		¥
LL =:	* ;	F *:	¥	¥	:* *	×		:*			.*	¥	*	* *	•		.* 3	F #	i Fal	•	¥		¥
LOOP	¥ j	F *:	¥	*	:* *	×		•* *	F		.* *	×	×	* *	•		.*)	E H	; #	•	¥	× ·	¥
LOOPD	* 3	• *:	¥	¥	.* *	¥		* *	F		* *	×	×	* * *	ł		.* 1	F X	E N	•	¥	*	¥
LOOPI	* 1	• *:	*	¥	:* *	¥		:* *	F		:* *	×	×	:* *	•		**	i a		•	×	×	¥
																				-			

- 261 -

APPENDIX I Setting of status bits

P			•		I		_	-	I.S	_	_	B.A	A	A	•		s s	.P		Х	.I	I	1
D	Z	С	s.ĸ	0	v 0	D.F Z.U	F O	0 В	V.T	В Т	C T	P.1 T.F	'T 'R	T W	A.D Z.R	IC	ГТ)U	R.	D ב דו	С С Л	I.C	0.5	S P S V
MTE1 -	*	¥	*.			×.×	*	*	•			•			_ •			•	• •		•	01	
MTE1 =:	*	Ŧ	¥.	¥		*.*	*	*	:*			:7	ि जा		*:*	*		:*	* :	* *	:	*	*
MTE2 :=	*	×	-: ¥.	¥		***	*	×	:*			:7		Ħ	*:*	*		:*	* :	₩ ¥	:	*	¥
MTE2 =:	¥	¥	*.	¥		*.*	-	÷	17			: *		×	***	π			* :	* *	:	*	*
MUL2	¥	*	*.	¥		*.*	Ŧ	¥	.*			.*		ж ж	ж.ж	π ±		*	* :	* *	:	*	*
MUL3	¥	¥	*.	¥		*.*	*	¥	.*					*	*** **	т ±		: *	* 1 * 1	т т 4 м	:	*	*
MUL4	¥	¥	*:	¥		*.*	¥	¥	•#			.*	×	÷	*.*	*		: Т . Ж	* 7 * 1	τ π ι <u>μ</u>	:	π ¥	*
MULAD	¥	¥	*.	¥		***	¥	¥	•*			• • •	×	¥	*.*	-		. #	* '	τ π ι <u>μ</u>	:	*	ж ж
NEG	¥	¥	*.	¥		* *	¥	¥	.*			• *				-			* *		:	*	×
NOOP			:			:			.*			. #			•			- -	 * 1		:		
OR	¥	¥	*:	¥		* *	¥	¥	.*			• • * *	¥		***	¥	i	*	* *		:	¥	¥
OTE1 :=	¥	¥	*:	¥		* *	¥	¥	*			**	¥		*.*	¥	•	*	* *		•	¥	¥
OTE1 =:	¥	¥	*:	¥		* *	¥	¥	.*			*		¥	*.*	¥		*	H - H	×	•	¥	¥
OTE2 :=	¥	¥	*:	¥		* *	¥	¥				.*	¥		*.*	¥		*	* *	*	•	¥	*
OTE2 =:	*	¥	¥:	¥		*.*	¥	¥	**					Ħ	* *	¥		* -	F 3	*	•	*	*
P =:	¥	¥	*:	¥		*:*	¥	¥	*			**		¥	* *	¥	•	* -		*	•	×	*
POLY	¥	¥	*:	¥		*:*	¥	¥	:*			**	¥		*.*	¥		* :	ŧ	×	•	*	¥
PSUM	¥	¥	*:	¥		*:*	¥	¥	*			*	¥		* *	¥	•	×	ŧ×	×	•	*	*
PUTBF	¥	¥	*:	¥		*:*	¥	¥	* *			• *		¥	* *	¥		* 1	ŧ *	×	•	¥	¥
PUTBI	¥	¥	*:	¥		*:*	¥	¥	* *			*		¥	* *	¥	•	* 1	• *	*	•	*	¥
R :=	¥	¥	*:	¥	1	*:*	¥	¥	:*			*	¥		* *	¥	:	* 3	+ *	*	•	¥	×
R =:	¥	¥	*:	¥	ł	*:*	¥	¥	:*			:*		¥	* *	¥	:	#)	F ¥	*		¥	¥
REM	¥	¥	*:	¥	ł	*:*	¥	¥	:*			:*	¥		*.*	¥	:	* 3	F #	×		¥	¥
RET			:			:			:*	¥		:*			*:		*:	* 3	F ¥				
RETB			:			:			:*	¥		:*			*:		:	* *	*				
RETBK			:*			:			:*	¥		:*			*:		:	* *	*				
RETD			:			:			:*	¥		:*			*:		:	* *	*				
RETK			:*			:			:*	¥		:*			*:		*:	* *	×				
RETT			:			:			:*	¥		:*			*:		:	* *	*				
RLADDR	* ·	¥	*:	¥	1	*:*	¥ ·	¥	:*			:*	¥		*:*	¥	:	* *	×	*	4	F	¥
SCHPAR	₩ ·	¥ ·	¥.	¥	1	*:*	X	*	*:*			:*	¥		*:		:	* *	×	:	-	f	¥
SCOMP	₩ ·	*	*:	*	3	* * *	* †	*	:*			:*	¥	ł	*:		:	* *	*	:	;	f	¥
SCOPA	* *	* :	*:*	*	1	• •		*	:*			:*	¥	•	*:		:	F 3	×	:	ł	f	¥
SCOTT	ਸ : =	ਸ ਼	* * *	*		***			:#			:*	¥	4	*:		:	H H	¥	:	,	f	¥
SUUIR SERT1	* *		π:π 	*	1			*	:#			:*	¥	1	*:		:	* *	¥	:	3	ŧ	¥
SEI SETTOT	.	ят 1 14 з	⊼;⊼ ≝ ₩	π 	1				: *			:*	•	* 1	*:*	¥	:	H #	¥	*:	,	F	¥
SEIDI	* 1	F 1	* : *	Ħ	1	***		R 1	• • •			:*		¥	*:*	¥	:	* *	¥	*:	,	F	¥
SETE			:			:			ت :*			:*	Ŧ	4	*:*	¥	:	ŧ ¥	¥	×:	3	ŀ	¥
SETT I S	x -	K 3	:≖ •.	×	ير	:	.		:*			:#		. .	:		:	ŧ ¥	¥	:			
		н 1 в 3	• • ×	× ×	۲ بر		т 1 к -	к 1	:*			:#		* 1			:	€ ¥	¥	:	4	ł	¥
	- 1 - 1	, 7 , 1	·:*	ж ж	1	гаж 1 1. ж. 1	# 1 # 2	۳ 4	:*			:#	*	* 1	***	₩ 	:	€ ¥	¥	*:	3	ł	¥
SHI.	- 7 	- 7 - 1	• :	* *	71 24	1. 1 .	* 1 * *	۳ د	: *			:*	* *	* 1 	* : *	≭ ⊷	:	• *	¥	*:	3	F	¥
SHR	њ 1 	 	• :	*	74 24	1 1 1	т 1 1 ж	T 1	: *			:*	*	* 3	₹ ; 7	★	:	• ¥	*	*:	ł	ł	*
	~ 7	. ,	.:	4		* * 1	e 1		:*			:*	* 1	* 3	*:*	¥	: 1	F ¥	¥	*:	÷.	ł	¥

APPENDIX I Setting of status bits

S V D.F.F.B D.I.B C.P.T.T.T.A.D.I.T.T.R.D.D.S.I.C D Z C.S.K.O.O.Z.U.O.V.T.T.T.T.F.R.W.Z.R.X.O.U.T.T.E.E.C.S SLOCA ************************************		Ρ			•		Ι	•			I.S			B.A	Α	Α			S	S.P			X_T	T	т	
D Z C S.K 0 0 Z.U 0 0 V.T T T T.F R W Z.R X 0 U.T T E E.C S SLOCA SMATCH SMOVE SMOVE SMOVN SMOVN SMVTU SMVUN SMVWH SSCAN SSCAN SSPAR SSPAN ST1 := ST1 := ST2 *** ST2 *** SUB2 *** SWAP ** **** SUB2 ** ****** SUB2 ** ************************************		S			•		V	D.F	' F	B	0.I	В	С	P.T	Т	Т	A.D	т	T	T.R	D	ת	S.T	ō	ŝ	P
SLOCA ************************************	• • • • • • • • • • •	•D	Z	С	S.K	0	0	Ζ.υ	0	0	V.T	T	Ť	T.F	R	Ŵ	Z.R	x	Ō	U.T	T	Ē	E.C	; s	E	V
SMATCH * * * * * * * * * * * * * * * * * * *	CA		¥	¥	*:*	¥	•	*:*	*	¥	•			•	¥		*.*	¥		.*	¥	¥	•	*		¥
SMOVE ************************************	TCH		¥	¥	*.*	¥		*.*	×	¥	*			•*	¥		*.			•*	¥	¥	•	*		¥
SMOVN ************************************	VE		¥	¥	*:*	¥		* *	×	¥				•*	¥	¥	*.			.*	¥	*	•	*		*
SMVTR ************************************	VN		¥	¥	*.*	¥		* *	×	¥	.*			.*	¥	¥	*.*	¥				*	¥.	*		*
SMVTU ************************************	TR		¥	¥	* *	¥		* *	×	¥	•*			.*	¥	¥	*.*	¥		•*	¥	¥	•	*		¥
SMVUN ************************************	TU		¥	¥	*:*	¥		*.*	×	¥	*			*	¥	¥	*.*	¥		•	¥	¥	•	¥		*
SMVWH ************************************	UN		¥	¥	*.*	¥		* *	×	¥	*			.*	¥	¥	*.*	¥		• #	#	#	•	*		*
SOLO ************************************	WH		¥	¥	*:*	¥		*.*	×	¥	*			- *	¥	¥	*.*	¥		•	¥	¥	•	*		*
SQRT * * * * * * * * * * * * * * * * * * *	0	¥			:			:			*			*						•	¥	¥	•			
SSCAN **: **: **: **: **: **: **: **: **: **:	Г		¥	¥	*:	¥	¥	*.*	¥	¥	•*			.*	¥		*.*	¥		•	¥	¥	*.	¥		¥
SSKIP *** <td< td=""><td>AN</td><td></td><td>¥</td><td>¥</td><td>*:</td><td>Ħ</td><td>¥</td><td>*.*</td><td>¥</td><td>¥</td><td>•*</td><td></td><td></td><td>*</td><td>¥</td><td></td><td>*.*</td><td>¥</td><td></td><td>•*</td><td>¥</td><td>¥</td><td>*.</td><td>¥</td><td></td><td>¥</td></td<>	AN		¥	¥	*:	Ħ	¥	*.*	¥	¥	•*			*	¥		*.*	¥		•*	¥	¥	*.	¥		¥
SSPAN ************************************	IP		¥	¥	*:	¥	¥	*.*	¥	¥	*			.*	¥		* *	¥		• *	¥	¥	¥.	*		¥
SSPAR ************************************	AN		¥	¥	*:	¥	¥	*.*	¥	¥	*			*	¥		* *	¥		• *	¥	¥	*.	×		¥
ST1 := ::	AR		¥	¥	*:	¥	¥	*:*	¥	¥	* *			*	¥		* *	¥		.*	¥	¥	*.	¥		¥
ST1 =: ::	:=				:			:			*			*		¥	* *	¥		*	¥	¥	*	¥		¥
STZ SUB2 SUB3 SUBC SWAP TEM1 := TEM1 := TEM1 := TEM2 := TEST THA := TOS := TUTTI UDIV UDIV UMUL WCONR	=:				:			:			:*			**		¥	* *	¥			¥	¥	*.	¥		¥
SUB2 **: **: **: **: **: **: **: **: **: **:			¥	¥	*:	¥	¥	*:*	¥	¥	.*			*		¥	* *	¥		*	¥	¥	* .	¥		¥
SUB3 * * * * * * * * * * * * * * * * * * *	2		¥	¥	*:	Ħ	¥	*:*	¥	¥	:*			• *	¥	¥	* *	¥		• *	¥	¥	*.	¥		¥
SUBC * * : * * * * * * * * * * * * * * * * *	3		¥	¥	*:	¥	¥	*:*	¥	¥	*			*	¥	¥	*.*	¥		*	¥	¥	*.	¥		¥
SWAP * * * * * * * * * * * * * * * * * * *	2		¥	¥	*:	¥	¥	*:*	¥	¥	*			*	¥		* *	¥		**	¥	¥	*.	¥		¥
TEMM1 := * * * * * * * * * * * * * * * * * * *	2		¥	¥	*:	¥	¥	*:*	¥	¥	:*			:*	¥	¥	* *	¥		*	¥	¥	*	¥		¥
TEMM1 =: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *	11 :=		¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥		*.*	¥		*	¥	¥	*	¥		¥
TEMM2 := * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * * *: * * * *: * * * * *: * * * *: * * * *: * * * * *	11 =:		¥	¥	*:	¥		*:*	¥	¥	:*			:*		¥	*:*	¥		*	¥	¥	*	¥		¥
TEMM2 =: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *:	12 :=		¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥		*:*	¥		•*	¥	¥	* .	¥		¥
TEST * * *: * * *	12 =:		×	¥	*:	¥		*:*	¥	¥	:*			:*		¥	* *	¥		*	¥	¥	*.	¥		¥
THA := * * * * * * * * * * * * * * * * * * *	ſ		¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥		:			*	¥	¥	*:	¥		¥
THA =: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * *: * * * * *: * * * *: * * * *: * * * * *: * * * *: * * * * *: * * * * *: * * * * *: * * * * *: * * * * *: * * * * *: * * * * *	:=		¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥		:			*	¥	¥	*	¥		¥
TOS := * * *:	=:		¥	¥	*:	¥		*:*	¥	¥	:*			:*		¥	:			:*	¥	¥	*:	¥		¥
TSET * * * * * * * * * * * * * * * * * * *	:=		¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥		:			:*	¥	¥	*:	¥		¥
TUTTI *	[¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥	¥	:			*	¥	¥	*:	¥		¥
UDIV * * * * * * * * * * * * * * * * * * *	°I –	¥			:			:			:*			:*			:			:*	¥	¥	:			¥
UMUL * * * * * * * * * * * * * * * * * * *	7		¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥		:			*	¥	¥	*:	¥		¥
WCONR ***: * * * * * * * * * * * * * * * * *			¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥		•			*	¥	¥	×.	¥		¥
	IR		¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥	¥	:			:*	¥	¥	*:	¥		¥
WCONV ***: * *: * * * : * * * : * * * * *	īv		¥	¥	*:	¥		*:*	¥	¥	:*			:*	¥	¥	:			*	¥	¥	*.	¥		¥
XOR *** * * * * * * * * * * * * * * * * *			×	¥	*:	¥		*:*	¥	¥	:*			:*	¥	¥	:			*	¥	¥	*:	¥		¥

INDEX

A to the I'th power	
abbreviations	
absolute addressing	
absolute post indexed addressing 70	
absolute program addressing	.8
absolute value	0
access code	
access protection	h
add 100	4
add 117	
add the operations	
add with commutations	
	_
address code table	В
address codes	
address domain	
address mode survey 62	
address register 3,226	
address translation	
address trap fetch (ATF)	
address trap read (ATR)	
address trap write (ATW)	
address vector	
address zero trap (AZ)	
address, word	
addressing modes	
addressing traps	
allocation strategy	
alphabetical instruction table	
ALT prefix	22 60 81
alternative addressing	22,00,04
alternative domain	0 61
An register 56 50 22	≤,01
and 122	+
and	
arrounded instructions	De
array addressing $\ldots \ldots \ldots$	35
Ally (100 least in a second se	
$\begin{array}{c} \text{AUX/LUG location} \\ \text{B} \\ \text{matrix} \\ \text{B} \\ \text{matrix} \\ \text{B} \\ \text{matrix} \\ \text{B} \\ \text{matrix} \\ \text{matrix}$	
B register	57,69,71
$BCD \text{ overflow } (BO) \dots \dots$	
Dias	
bit data type	
bit field	3
bit number within word	
bit, implicit	
block move and fill	
branch trap (BT)	
break point instruction	
break point trap (BPT)	
buddy allocation 10,178,180),214,215
	• -

buffering
byte
byte address
byte data type
byte number within word
cache
cache parity error (CPE)
cache partitioning
cache word 20
Call register $5.6 17 21 22 181 222$
$\begin{array}{c} \text{only} \text{ register} & \dots & $
$\begin{array}{c} \text{calculate index} \\ \text{call submuting absolute} \\ \end{array}$
call subroutine absolute 100
call subroutine general \ldots \ldots \ldots \ldots \ldots \ldots
$\begin{array}{c} \text{Call Grap (GI)} & \bullet & $
$Capability tables \dots \dots$
$CAP = \frac{17}{2} 21 22 21 21$
$\begin{array}{c} \text{CED register} & \dots & $
CED register
$CES register \dots 5-6, 17, 21, 23, 223$
check parity in string
child domain
child trap enable register (CTE) 5-6,33,223
clear bit in own trap enable register 219
clear flag
clear register
communication NORD-100/NORD-500 3,226
compare
compare two operands 103
concurrent procedures
conditional jump
constant operands
control instructions 156
control register
CPU
CTE register
current alternative domain
current alternative segment
current executing domain
current executing segment
data domain
data field, local
data part length specifier
data segment capability
data status bits
data type converson
data type conversion with rounding
data types in memory
data types in registers
decrement 131
DESC prefix $52.60.85$
descriptor 52.61
descriptor addressing
descriptor range tran (DR) $li1 52 85$
descriptor, implicit
destination string
direct operands
disable process switch 216

INDEX

disable process switch error (DE) 44	
disable process switch timeout (DT) 44	
displacement	
displacement addressing	
displacement, optimal size	
divide	
divide by zero trap $(D7)$ 28	
divide three operands 120	
divide two operands $\dots \dots \dots$	
divide with nominden to register 100	
DMA	
$\frac{1}{2}$	
domain	
domain a_1	~
domain call $ $	2
domain communication	
domain information $\dots \dots \dots$	
domain return	
domain tree \ldots $4,16$	
domain, mother	
double precision float	
dynamic allocation	
dynamic structures	
En register	
enable process switch	
ENDH	
enter module	
enter stack subroutine 8.174.180.18	1
enter subroutine directly 8.173.180	·
enter trap handler	
exponent 50	
extension registers	
fatal trap conditions	
figures, table	
flag (K) h_2	
float data type	
floating point accumulator 5.6 51	
floating point double precision 50	
floating point overflow (FO)	
floating point overriow (ro)	
floating point rounding	
floating point single precision E0	
floating point underflow (FII)	
En register	
for register \cdots	
general operands	
general registers	
get bit \dots 138	
get bit field	
get buday	
naliword data type	
neap management 10,214,215	
neap variables	
niagen bit	
nign limit register (HL)	

hit rate illegal instruction code (IIC) 42 illegal operand specifier (IOS) 42 illegal operand value (IOV) 40 index, logical 61 instruction code cross reference table . . 259 instruction reference (IR) 43 instruction sequence error (ISE) 42 integer float register communication . . . 224 integer part with rounding 150 interprocess communication 4 invalid operation trap (IVO) 38 job scheduling1 jump, conditional 158 load address to base register 209 load address to record register 208 local indirect addressing 69 local indirect post indexed addressing . . 71

INDEX

local post indexed addressing
locked swap access
log size
logical address
logical instructions
logical page number
loop general
loop with decrement
loop with increment
low limit register (LL)
mailbox
mantissa
mass storage
memeory, physical 1,25
memory address out of range (MOR) 45
memory management
memory management system error (MME) 45
memory size
memory system error (MSE) 45
microcode
microprogram
miscellaneous instructions 203
monitor call $ 4,22,32,43$
mother trap enable register (MTE) 5-6,33
move
multioperand instructions
multiply and add
multiply three operands
multiply two oerands
Multiply with overilow to register 121
$\begin{array}{c} n \text{ stack location} \\ n stack loca$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
no operation 211
non-ignorable trap conditions
non-reentrant routines
NORD-100
numeric formats
octal Preface
oldB
operand
operand reference status bits 40
operand specifier address code 60
operand specifier data part
operand specifier format
operand specifier prefix
operand specifier structure
operands, constant
operands, direct
operands, general
operands, register
$operating system \dots \dots$
$\frac{1}{2}$
$\frac{1}{2}$
on or ap endote register (UIE) 5-6,24,33,35,222,223

P register
P relative addressing
page fault (PGF)
paging \ldots $13,25,42$
parameter access
parity
part done (PD)
physical implementation
physical page number
physical segment table pointer
physical segment value $\dots \dots \dots$
pointer register
polyminal 107
pool $pool$
post indexing
power failure (PWF)
pre indexed addressing
prefetch
prefix combinations
prefix, alternative
prefix, descriptor
PREVB stack location
private memory
privileged instruction allowed (PIA) 43
process
process description 13,16
process number
process registers 17
process segment
process switch disable (PSD)
processor fault (PRF) 45
program counter P
program domain 4,15
program memory 15
program segment capability 19
programmed trap (PRT)
protect violation (PV)
PS register
PSTP register
put bit
put bit field
read only memory
record addressing
record register
recursive routines 8
reentrant routines
register addressing
$\frac{1}{2} = \frac{1}{2} = \frac{1}$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
registers, double precision \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots
registers, floating point 5.6510
registers integer 56 51 55
registers, special
related manuals
RETA stack location $8.22 \cdot 170 - 178 \cdot 181$
= 10, 10, 10, 10, 10, 10, 10, 10, 10, 10,

INDEX

return from subroutine	9
Rn register	
rounding floating point 51	150 206
rounding, ridating point	, 190,200
routine calls \ldots \ldots \ldots \ldots $.$	23,42,166,168
routine number	21
routine vector	21.23
scaling footon 61	0
	,07
secondary storage	
segment capability	
segment number	15.21.166.168
segment nelative address	1992191009100
Segment relative address	~~
segment size \ldots 4 ,	25
segment, current	,17,223
segment, indirect	-19
set hit in own tran enable register 21	ρ. j
sot flog	2
Set Hag	2
set parity in string	1
set to one	9
shared segment.	7 13 16 18
chift onithmotion]	ς, ιο, ιο, ιο ς
	0
shift logical \ldots 13	5
shift rotational	7
short address codes	50-60
short dignlocoment next	,))00
short displacement part	,59-00
sigle precision floating point 50	
sign (S)	
sign extension	
signalling status hits 43	
oignating blacks bibb	
Signed Integer	
single instruction trap (SIT) $\ldots 39$	
source string	2
SP stack location 8.	172, 178
special instructions 21	ς ς
special purpose registers	5,222,223
square root	6
stack displacement	
stack initialization	23, 170
stack management	-39110
stack overflow (STU)	
stack pointer	172,178
stack underflow (STU)	
STAH 10	
static allocation	
static link \ldots 210)
status bits modification	
status bits survey	
status nogiston (ST)	< NT 000 000
	5,41,222,223
store	
store local base register	
store record register	
store special registers	2
	ر د
string compare	2
string compare translated	3
string compare translated with pad 194	5
string fill)
string fill n elements	1
	I

string instructions
string locate elementa
string match $\ldots \ldots 200$
string move
string move n elements
string move translated
string move translated until 188
string move until
string skip elements
string span
subroutine arguments
subroutine entry points
subroutine return
subtract 110
subtract three operands
subtract the experiance
subtract with carry
sum of products 152
swap
swapping
symbols and abbreviations App.C
synchronization status bits
system configuration
system diagnosis
system error status bits
table of figures
tag register
$\frac{100}{100}$
test against game
100 of stack register (10S)
105 register 8–11,170,172,177
tracing status bits
tracing status bits
105 register
translation table
translation table
105 register
105 register
105 register 8-11,170,172,177 tracing status bits 39 translation speedup buffer (TSB) 28 translation table 182 trap conditions 32 trap enable modification mask (TEMM) 5-6,33,223 trap handler address register (THA) 5-6,35,223 trap handler routine data field 32
105 register
105 register
105 register
105 register
105 register8-11,170,172,177tracing status bits39translation speedup buffer (TSB)28translation table182trap conditions32trap enable modification mask (TEMM)5-6,33,223trap handler address register (THA)5-6,35,223trap handler routine data field35,176trap handler routines32trap handler outines32trap notifies32trap handler routines32trap handler notifies32trap handler outines32trap handler outines32trap handling24,32,176trap priority36,39trap propagation24,32
105 register8-11,170,172,177tracing status bits39translation speedup buffer (TSB)28translation table182trap conditions32trap enable modification mask (TEMM)5-6,33,223trap handler address register (THA)5-6,35,223trap handler routine data field35,176trap handler routines32trap handler sources32trap handler notines32trap handler sources32trap handler sources32trap handler sources32trap handler sources32trap handler sources32trap handling24,32,176trap propagation24,32traps24,32,176
105 register8-11,170,172,177tracing status bits39translation speedup buffer (TSB)28translation table182trap conditions32trap enable modification mask (TEMM)5-6,33,223trap handler address register (THA)5-6,35,223trap handler routine data field35,176trap handler routines32trap handler routines32trap nonling24,32,176trap priority36,39trap propagation24,32,176traps24,32,176traps49
105 register8-11,170,172,177tracing status bits39translation speedup buffer (TSB)28translation table182trap conditions32trap enable modification mask (TEMM)5-6,33,223trap handler address register (THA)5-6,35,223trap handler routine data field35,176trap handler routines32trap handler routines32trap information24,32,176trap propagation24,32traps24,32,176traps49type conflicts53,81
105 register8-11,170,172,177tracing status bits39translation speedup buffer (TSB)28translation table182trap conditions32trap enable modification mask (TEM)5-6,33,223trap handler address register (THA)5-6,35,223trap handler routine data field35,176trap handler routines32trap handler routines32trap promation24,32,176trap priority36,39traps24,32,176traps24,32,176traps53,81unconditional absolute jump157
Too register8-11, 170, 172, 177tracing status bits39translation speedup buffer (TSB)28translation table182trap conditions32trap enable modification mask (TEMM)5-6, 33, 223trap handler address register (THA)5-6, 35, 223trap handler routine data field35, 176trap handler routines32trap handler routines32trap not first32trap propagation24, 32, 176trap propagation24, 32traps24, 32traps24, 32, 176traps53, 81unconditional absolute jump157unconditional relative jump156
Toos register8-11,170,172,177tracing status bits39translation speedup buffer (TSB)28translation table182trap conditions32trap enable modification mask (TEMM)5-6,33,223trap handler address register (THA)5-6,35,223trap handler routine data field35,176trap handler routines32trap handler routines32trap handler routines32trap handler routines32trap handler sufficient32trap handler routines32trap handler sufficient32trap handler sufficient24,32trap s24,32trap s33unconditional absolute jump157unconditional relative jump156unsigned divide124
Tots register8-11,170,172,177tracing status bits39translation speedup buffer (TSB)28translation table182trap conditions32trap enable modification mask (TEMM)5-6,33,223trap handler address register (THA)5-6,35,223trap handler routine data field35,176trap handler routines32trap handler routines32trap handler routines32trap handler routines32trap handler sufficient32trap handler routines32trap handler sufficient32trap handler sufficient32trap handler routines32trap handler sufficient32trap handler sufficient24,32,176trap propagation24,32trap sufficient49type conflicts53,81unconditional absolute jump156unsigned divide124unsigned multiply with overflo
Tobs register
Tos register
Top register
105 register

- 272 -
* * * * * * * SEND US YOUR COMMENTS!!! * * * * * * * * * *



Are you frustrated because of unclear information in this manual? Do you have trouble finding things? Why don't you join the Reader's Club and send us a note? You will receive a membership card - and an answer to your comments.

Please let us know if you

- * find errors
- * cannot understand information
- * cannot find information
- * find needless information

Do you think we could improve the manual by rearranging the contents? You could also tell us if you like the manual!!

* * * * * * * * HELP YOURSELF BY HELPING US!! * * * * * * * * *

Manual name:NORD-500 Reference Manual

What problems do you have? (use extra pages if needed)

Manual number: ND -05,009,01

Do you have suggestions for improving this manual?

Your name:	Date:
Company:	Position:
Address:	

What are you using this manual for?

Send to: Norsk Data A.S. Documentation Department P.O. Box 4, Lindeberg Gård Oslo 10, Norway



---->

Norsk Data's answer will be found on reverse side

Answer from Norsk Data Answered by _ The second _ ____ Date __ -----I I I I I I Norsk Data A.S. **Documentation Department** P.O. Box 4, Lindeberg Gård Oslo 10, Norway

Data's answer will be found

- we make bits for the future



T.