NORD 50 FUNCTIONAL DESCRIPTION

NORSK DATA A.S

NORD 50 FUNCTIONAL DESCRIPTION

REVISION RECORD

Revision	Notes
11/77	Original Printing
	· · · · · · · · · · · · · · · · · · ·

Publ. No. ND-05.007.01 November 1977



NORSK DATA A.S.

MAIN CONTENTS ++++

Section:

(

I	INTRODUCTION
II	NORD-50 FLOATING NUMBER REPRESENTATION
III	NORD-50 CPU
IV	EXTERNAL ARITHMETIC C-RACK
V	EXTERNAL ARITHMETIC A-RACK

Appendixes:

А	NORD-50	OPERATOR	'S PANEL
В	NORD-50	TEST SYS	TEM
С	NORD-50	/NORD-10	COMPARISON

++++

SECTION I

INTRODUCTION

1 - i - l

I INTRODUCTION

NORD-50 is a 32 bit special purpose computer designed to be a slave processor to the general purpose NORD-10/S computer.

The NORD-50 consists of 3 19" racks located in a cabinet identical to that of NORD-10/S.

Of the three racks named, the A, B and C rack, the NORD-50 CPU occupies the B-rack with 32 modules (148 x 156 mm).

The A and C racks contain the "external arithmetic" executing instructions not performed in the NORD-50 CPU.

NORD-50 may be connected to physically the same memory as NORD-10/S (located in the NORD-10/S cabinet) via one port in the multiport memory system (shared memory), or to a separate multiport memory system as a private memory.

The NORD-50 can execute the following instructions:

- 1. Data move instructions
- 2. Arithmetic/logic instructions
- 3. Data Manipulation instructions
- 4. Sequence or branch instructions

The NORD-50 does not have

- Input/Output instructions
- Interrupt
- and
- Memory Management instructions.

These functions are controlled by the NORD-10/S.

SECTION II

NORD-50 FLOATING POINT NUMBERS REPRESENTATION

II-I-I

II FLOATING POINT NUMBERS

A floating point number F may be represented as follows:

 $F = M \cdot 2^{E}$

The number is represented by two groups of bits, the EXPONENT E and the MANTISSA M.

The floating point value is the product of its mantissa and base 2 raised to the power of its exponent.

NB! In IBM terminologi the exponent is called the characteristic and the mantissa is called the fraction part of the floating number.

FLOATING POINT FORMAT

NORD-50 operates with 2 floating point formats, one with 22 bits to represent the mantissa (single precision) and one with 54 bits to represent the mantissa (double precision).

The exponent in both formats consists of 9 bits.



II-I-2

MANTISSA

The sign of the mantissa is contained in bit 31 for single- and bit 63 for double-precision numbers.

The binary radix point is assumed to be at the left of the highest order bit in the mantissa, so the magnitude of the mantissa is always less than 1.

The most significant bit in the mantissa is always set to a 1 and the floating number is then said to be normalized.

The value of a normalized mantissa is then between $\frac{1}{2}$ and 1.

Because the most significant bit in the mantissa is always a l, it needs not be represented directly and the bit can be omitted to give a better resolution of the mantissa.

A floating number in memory or in floating registers does not contain this "1" bit, but the "1" bit is inserted in the External-Arithmetic before floating operations, and is removed when the floating result is returned to the CPU or memory.

EXPONENT

The 9-bits EXPONENT field allows exponent values between -255_{10} (-377₈) and $+255_{10}$ (377₈). In NORD-50 256₁₀ or 400₈ is added to the exponent, leaving an offset or biased exponent.

For example, an exponent of -32_{10} would be represented by $256_{10} - 32_{10} = 224_{10}$. An exponent of $+100_{10}$ would then be $256_{10} + 100_{10} = 356_{10}$.

Because of the bias, the correspondence between actual values and coded representation is as follows:

REPRESENTATION

					ACTUAL	VALUE
ВI	NARY	:		OCTAL:	DECIM	ÍAL:
Bit:30 62		22 54	Single prec. Double prec.			
			EXPONENT OV	//////////////////////////////////////		
111 111	$\begin{array}{c}111\\111\end{array}$	111 110		777 776	+ 2 5 + 2 5	55 54
100	000	001	RANGE OF USABLE	4 0 2 4 Ô 1	≁ +	2 1
100	000	000	EXPONENTS	400		0
011 011	$\begin{array}{c}111\\111\end{array}$	111 110		377 376		1 2
000	.,9 <u>00</u> 000	,901 000	EXPONENT IN	DERFLOW	//////////////////////////////////////	55 561/
11111	/////	/////	///////////////////////////////////////	[[]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]		111

If the actual value of the exponent is equal to -256_{10} (-400_8) , meaning a total floating number of less than 2^{-256} (since the mantissa is between $\frac{1}{2}$ and 1) the floating number will be assumed to be 0, regardless of the sign or mantissa bits.

As the table indicates: When the exponent is decreased towards its minimum representable value, the binary number in the exponent approaches zero. Zero has 0 in all bits, both in the exponent and the mantissa.

An exponent overflow occurs if the exponent exceeds +255, and an exponent underflow occurs if the exponent is less than -255.

BIT:	31	30		2	22 21		0	! 	
	0	1	111	111	111	11	111	MAX: 1.15	792 :10 ⁷⁷
	0	1	000	001	111	11	111	0.999 [.] 2 ⁷	127.999
	0 0	1 1	000 000	001 001	110 101	00 11	000 111	0.5 [.] 2 ⁷ 0.999:2 ⁶	64 63.999
	0 0	1 1	000 000	001 001	100 011	00 11	000 111	0.5 [.] 2 ⁶ 0.999 [.] 2 ⁵	32 31.999
	0 0	1 1	000 000	001 001	010 001	00 11	000 111	05·2 ⁵ 0.999·2 ⁴	16 15.999
	0 0	1 1	000 000	001 000	000 111	00 11	000 111	0.5 ^{.24} 0.999 ^{.23}	8 7.999
	0 0	1	000 000	000 000	110 101	00 11	000 111	0.5·2 ³ 0.999·2 ²	4 3.999
	0 0	1	000 000	000 000	100 011	00 11	000 111	0.5·2 ² 0.999·2 ¹	2 1.999
	0 0	1	000 000	000 000	010 001	00 11	000 111	0.5 ^{.2¹} 0.99 ^{.2⁰}	1 0.999
	0 0	1 0	000 111	000 111	000 111	00 11	000 111	0.5·2 ⁰ 0.999·2 ⁻¹	0.5 0.4999
	0 0	0	111 111	111 111	110 101	00 11	000 111	0.5·2 ⁻¹ 0.999·2 ⁻²	0.25 0.2499
	0 0	00	111 111	111 111	100 011	00 11	000 111	$ \begin{vmatrix} 0.5 \cdot 2^{-2} \\ 0.999 \cdot 2^{-3} \end{vmatrix} $	0.125 0.1249
	0 0	0 0	111 111	111 111	010 001	00 11	000 111	$ \begin{vmatrix} 0.5 \cdot 2^{-3} \\ 0.999 \cdot 2^{-4} \end{vmatrix} $	0.0625 0.06249
	0	0	111	111	000	00	000	0.5.2-4	0.03125
	0	0	000	000	010	00	000	MIN: 8.63	8617·10 ^{—78}
	0	0	000	000	000	00	000	0	
	1	0	000	000	010	00	000	MIN: -8.0	63617·10 ⁷⁸
	1 A		111 	111	1111	11	111 tissa	MAX: −1	.15792 [.] 10 ⁷⁷
			⊂xþ	UTEIL		IVIAI	U33 a		
	BIT	B	AS BIT	- E	hidden " bit in ma	ntissa	01		

EXAMPLES OF FLOATING NUMBER REPRESENTATION: (single precision)

SECTON III

ş

NORD 50 CPU

Section		Page
III.1	NORD 50 CPU GENERAL	III-1-1
III.2	NORD 10/NORD 50 CONNECTIONS	III-2-1
III.3	NORD 50 MEMORY CONNECTIONS	III-3-1
III.4	NORD 10/NORD 50 COMMUNICATION	I I I - 4 - 1
III.4.1	NORD 10/NORD 50 COMMUNICATION DETAILS	III-4-3
III.4.2	NORD 50 memory examine/deposit	III - 4 - 7
III.4.3	Simulated memory mode	III-4-8
III.5	NORD 50 REGISTERS	III-5-1
III.6	NORD 50 FIXED POINT ARITHMETIC	III-6-1
III.7	NORD 50 INSTRUCTIONS	III-7-1
III.7.1	Memory reference instructions	III-7-1
III.7.1.1	Indirect addressing	III-7-6
III.7.2	Inter-register instructions	III-7-9
III.7.3	Argument Instructions	III-7-15
III.8	INSTRUCTION EXECUTE SEQUENCE	III-8-1
III.9	NORD 50 MAIN STATES	III-9-1
III.9.1	Main states memory reference instructions	111-9-5
III.9.2	Main stats inter-register or argument instructions	III-9-9
III.10	TIMING SEQUENCE	III-10-1
III.11	MEMORY PROTECT SYSTEM	III-11-1
III.11.1	PROTECT ADDRESS SETTING	III-11-4
III.12	CPU AND MEMORY OPERANDS TO EXTERNAL ARITHMETIC	III-12-1
III.13	RESULT FROM EXTERNAL ARITHMETIC BACK TO CPU	III-13-1
III.14	CPU OVERVIEW	III-14-1

III.1 NORD-50 CPU - INTRODUCTION

The NORD-50 CPU contains the main registers and arithmetic, the communication registers NORD-10/NORD-50, memory address and data lines and line driver/receivers for external arithmetic.

III-1-1

These functions are organized on three different circuit boards, each handling four bits:

Address Arithmetic	1501
Register	1502
Arithmetic Buffer	1503

The 32 bit CPU thus uses eight of each board, making a total of 24 boards.

The timing and control section of the CPU uses eight different boards:

NORD-50 I/O Control	1500
NORD-50 Controller	1504
Register Address	1505
Cycle Counter	1506
Arithmetic Control	1507
Chip Select	1508
Instruction Control	1510
Timing Control	1519

Figure III.1.1 illustrates the data flow between NORD-50 CPU (B-rack) and the external units.

.



NORD-50 CPU (B-Rack) Data Flow To/From External Units

(Figure III.1.1

to give a 1-1 connection to N-10

III-1-2

III.2 NORD-10/NORD-50 CONNECTIONS

NORD-10 looks upon NORD-50 as an I/O device connected to the NORD-10 I/O system.

There are two NORD-50 interface modules in NORD-10, the 1071 card for data and control and the 1532.II card for address.

The communication between NORD-10 and NORD-50 in addition to common memory takes place on two differential lines, one for data (16 bits) + control (4 bits) and one for I/O address (6 bits).

At start-up time the start address and stop conditions are transferred to NORD-50. When the NORD-50 stops, a Status Register indicates the stop reason. The Status Register is available on the communication lines.

If the interrupt system in the NORD-10 is turned on and the NORD-50 interface is enabled for interrupts, the NORD-10 may execute in parallell with the NORD-50.

Only when an interrupt occures will the NORD-10 be engaged to identify the interrupt source.

In NORD-50, three modules are taking care of the communication with NORD-10, the 1532.II, 1531 and the 1532.I module located in the C-rack.

III.3 NORD-50 MEMORY CONNECTIONS

NORD-50 may be connected to physically the same memory as NORD-10 via one port in the multiport memory system (shared memory) or to a separate multiport memory system as a private memory.



As an option, up to 8 high speed static memory modules may be installed in the free positions in the C-rack as private NORD-50 memory (Maximum 32K x 32 bits).

NORD-50 supplies differential address lines of 20 bits + 2 control signals to the port via a 1 to 1 cable.

For carrying the 32 bit data word, two cables with differential lines are used, one for bits 0-15 plus 2 parity bits, and one for bits 16-32 plus 2 parity bits.

In memory (the multiport memory system), NORD-50 occupies one port out of four. The remaining three are used by NORD-10, DMA mass-storage devices, and the third may be used by a second NORD-50.

The address area each port can see is set up by lower and upper limit switches on the address module (1083) in the multiport system. In this way, NORD-10 and NORD-50 can have locations of private or shared memory.

The priority for NORD-10 or NORD-50 requests are fixed and determined by the physical position of the data receiver/driver module and the address receiver module in the multiport rack.

The 32 bit memory word is divided between two 18 bit memory banks with identical memory addresses. The bank in the upper multiport rack takes care of bits 16-31, while the bank in the lower rack takes care of bits 0-15.

NORD-50 receives two sets of data ready/address ready signals from the memory modules in the two banks. These signals are supplied via the data module (1081) to NORD-50 where the signals are latched, waiting for the last one to appear.

Interleave

For NORD-10 to access a NORD-50 word in shared memory as two consecutive locations, the NORD-10 address has a two-way interleave.

To achieve a two-way interleave, the address bits in the address cable from NORD-10 to the multiport are shifted one position to the right:

Normal address:

bank decoding displacement within 8K module	

Interleaved (shifted) address:

0 17	14	13				
bank	decoding	displacement	within	8K	module	

Address bit 0 being the most significant address bit, will now determine the bank selection (The difference in start address for the two banks will be 128K).

For NORD-10, two banks will alternately be accessed if consecutive addresses are issued. For NORD-50, each bank is accessed in parallel.

III-3-3



An even NORD-10 address (address bit 0 = 0) will access NORD-50 bits 31-16, while an odd NORD-10 address will access NORD-50 bits 15-0.



NORD-10 - NORD-50 CONFIGURATION

III-4-1

NORD-10/NORD-50 COMMUNICATION TII.4

In NORD-10, the Write Interface Control Register (WIC) is used for starting the NORD-50 (bit 2), and the Interface Status (IS) is used for checking the state of NORD-50 (bit 3). Both registers are located on the 1071 card. Refer to figure III.4.2.

The IOX instruction IOX WIC = IOX 33 writes the contents of the A-register into the WIC register, and the IOX RIS = IOX 32 reads the IS-register to the A-register. IOX address bit O determines the transfer direction.

The IOX device addresses used are valid for the first NORD-50 in any NORD-10/NORD-50 system.

In NORD-50, the following 16 bit registers are located on the 1531 card:

The NORD-50 Modus Register, Written by IOX MOD50, IOX 31 1. The NORD-50 Status Register, Read by IOX RSTN50, IOX 30 2.

The Modus Register is loaded as part of the NORD-50 start-up procedure, and keeps the stop conditions for the NORD-50. In addition to the stop conditions, the EXAMINE/DEPOSIT and SIMULATE MEMORY modes are set here.

The Status Register is read after the NORD-50 has stopped to find the STOP reason.

In addition to these two registers, the following 32 bit readable or writable registers are situated on the 1501 card (Address . Arithmetic) in the NORD-50 CPU.

READABLE:

The NORD-50 Program Counter points to the next instruction. PC: Test Address Register, keeps the last memory reference address.

TA:

Test Data Register keeps the last Data to/from memory. TD:

Simulate Address Register (only read in SIMULATE MEMORY mode). SA:

WRITABLE:

The Start Address Register First Instruction Fetch. SA:

- Break Point Register 1 (Lower address limit). BP:
- Break Point Register 2 (Upper address limit). BQ:
- Simulate Data Register (only written into during SIMULATE SD: MEMORY mode).

All these registers are read/written by means of two IOX instructions, each transferring 16 bit in parallel. If device address bit 1 in the IOX instruction is set to zero, the 16 least significant bits (bits 15-0) are transferred. (Transfer direction = bit 0). If bit 1 equals one, the 16 most significant bits (bits 31-16) are transferred.

More information is given in the NORD-10/NORD-50 Communication System Manual.

III.4.1 NORD-10/NORD-50 COMMUNICATION DETAILS:

As an attempt to explain the NORD-10/NORD-50 communication in som details, the signals on figure III.4.1 are listed below.

Modules in NORD-10:

1532.II

BA: NORD-10 address bus carrying the 12 lower bits of the instruction register during an IOX instruction. These bits, also referred to as the device address bits, indetifies the I/O interface register to be read or written into during the IOX instruction execution.

M: IOX address bits on differencial lines.

1071 (Also refer to figure III.4.2)

BD: NORD-10 I/O DATA bus (16 bits). Equals the A-register during an IOX output instruction (IOX address bit 0=1). Equals the contens of the IOX addressed register at the end of an IOX input instruction (BAO = 0).

D: Data bus on differencial lines.

- DEVC: COMPLETION signal from NORD-50 (1519) indicating that NORD-50 have just stopped. Resets the RUN flip-flop and generates an interrupt to level 12 if the interrupt enable flip-flop is set. Resetting the RUN flip-flop will set bit 3 in the Interface Status Register, and at the same time a light diode is turned off, indicating that NORD-50 has stopped.
- DEVS: START signal to NORD-50. Active when bit 2 is set in the Interface Control Word Register. Sets the RUN flip-flop and a light diode is lit, indicating that NORD-50 is running.
- STOP: STOP signal to NORD-50 (external-stop). Active when bit 4 is set in the Interface Control Word Register or Master Clear in NORD-10 is pushed.
- STROBE: Active when device address 60-77 in IOX instruction is (STR) specified. Start decoding NORD-10 I/O address bits IOAO,IOA1 and IOA5 to
 - 1. Either read or write communication register in NORD-50 (IOAO)
 - 2. To read or write the 16 least or most significant bits (IOA1)

The STROBE signal may either do as indicated, or start decoding IOAO-IOA5 to

1. Read NORD-50 Status Register (IOX 30)

2. Write NORD-50 Modus Register (IOX 31)

Modules in NORD-50:

1532.II Position C26

The control signals DEVS and STR are converted to TTL level and supplied to the 1519 modules to START or STOP NORD-50.

X

The control signal STR together with the NORD-10 I/O device address are converted to TTL level and supplied to the 1504 module.

1532.I Position C24

Converts the tri-state NORD-50 data bus BD to differencial lines and vice versa.

The IOAO signal controls the data flow direction of the BD bus.

1531 Position C25

This module contains the Modus Register (set by IOX 31) and the NORD-50 Status Register (read by IOX 30).





III-4-7

III.4.2 NORD-50 MEMORY EXAMINE/DEPOSIT

Refer to figure III.4.3.

When NORD-50 is in stop mode, the memory cells may be examined or written into via the A-register in the NORD-10.

The write feature is useful when executing programs in NORD-50 private memory. This is a part of the memory locations where NORD-10 has no direct access, either because of system or memory address restrictions.

DEPOSIT:

- 1. Set the DEPOSIT bit (bit 13) in NORD-50
 Modus-register
 A = 20 000; IOX MOD50
- 2. Load the new data into the SD (Simulate Data)
 register
 A = Bit 0-15 of DATA; IOX WRSD;
 A = Bit 16-31 of DATA; IOX WLSD
- 3. Load the target address number into the SA (Start Address) register A = Bit 0-15 of ADR; IOX WRSA; A = Bit 16-31 of ADR; IOX WLSA
- 4. Activate NORD-50 to execute the write operation SAA 4, IOX WIC

EXAMINE:

- 1. Set the EXAMINE bit (bit 12) in NORD-50
 Modus-register
 A = 10 000; IOX MOD50
- 2. Load the address number into SA as 3. in DEPOSIT
- 3. Activate NORD-50 to execute the read operation SAA 4, IOX WIC
- 4. Transfer data word from TD to A-register IOX RRTD % Bit 0-15 to A; IOX RLTD % Bit 16-31 to A

To DEPOSIT/EXAMINE the next memory location, the SA register must be loaded (step 3) with an address number incremented by one.

III.4.3 SIMULATED MEMORY MODE

When bits 14 and 15 are set in the NORD-50 Modusregister, the NORD-10 acts as a memory for NORD-50 by means of the communication registers and data communication lines.



The NORD-50 memory can be disconnected and NORD-10 will supply the instructions and operand data and receive data on store instructions.

In SIMULATE MEMORY mode, the communication registers are used as follows:

- TA: Used to transmit memory addresses to NORD-10
- SD: Used to transmit data to NORD-50 (from simulated memory)
- TD: Used to transmit data from NORD-50

FLOW-CHART SHOWING A MEMORY REFERENCE READ INSTRUCTION EXECUTED IN SIMULATE MEMORY MODE:

Refer to figure III.4.3.



If instruction being executed does not write result to memory, but to register N, a "STORE" instruction must be executed to write result to SIMULATED MEMORY (the SUM bus is written into the TDregister).



If the instruction being executed was a sequence or branchinstruction, the data is of no interest.

In these cases, the output of the address arithmetic containing the branch address is latched in the TA-register.

This makes it possible to test all JUMP, CONDITIONAL JUMP or SKIP instructions.



III - 4 - 12

N-10 - N-50 MNEMONIC DEFINITION

Mnemonic	Octal value	Function			
IOX WRBP WLBP WRBQ WLBQ WRSA WLSA WRSD WLSD MOD50	164000 61 63 65 67 71 73 75 75 77 31	$A \longrightarrow BP$ $A \longrightarrow BQ$ $A \longrightarrow BQ$ $A \longrightarrow BQ$ $A \longrightarrow SA$ $A \longrightarrow SA$ $A \longrightarrow SD$ $A \longrightarrow SD$ $A \longrightarrow MOI$	(0,15) (16,31) (0,15) (16,31) (0,15) (16,31) (0,15) (16,31) DUS(0,15)		
NORD-50	MODUS-REG.				
Bit	Meaning				
0 1 2 3	Stop on overf Stop on under Stop on parity	low low y error			، ~ میرود *
4 5 6 7 8 9 10	Stop if BP \leq 2 Stop if BP \leq 2 Stop if BP \leq 2 Stop if BP \leq 2 Invert limits Master Clear	Any Refere Program Co Data Refer Data Store on 4-7 (X	nce < BQ unter < B ence < BQ Address - < BP or	Q ← BQ X <u>→</u> BQ)	
1 2 1 3 1 4 1 5	Read Memory C Write Memory Data to/from Instructions	ell (EXAMI Cell (DEPO NORD-10 from NORD-	NE) SIT) 10		
NORD-50	/NORD-10	N	IORD-50 ST	ATUS REGISTER	
RRPC RLPC RRSA RLSA RRTA RLTA RRTD RLTD RSTN50	<pre>60 PC(0,15) 62 PC(16,31) 64 SA(0,15) 66 SA(16,31) 70 TA(0,15) 72 TA(16,31) 74 TD(0,15) 76 TD(16,31) 30 STN5(0,15)</pre>		status Reg oit No. 0 1 2 3 4 5 6 7 8	lster Meanin Progra Addres Instru Overfl Underf Memory Parity Memory	g m STOP s Violation action hang-up ow low Request WRITE/READ rerror rhang-up
COMMANE	S TO NORD-50 (WRITE INTH	ERFACE CON	ITROL)	
WIC50		33	A 0 = 1 : A 2 = 1 : A 4 = 1 :	Enable intern Start NORD-50 Stop NORD-50	cupt D
INTERFA	CE STATUS				
RIS50		32	A 0 = 1 : A 3 = 1 :	Interrupt is NORD-50 is s	enabled topped



ND.05.007.01

Tegn. 8.8.77 PK/ BW

NORD-50 REGISTERS

The registers in NORD-50 are built with type SN7489 64 bit READ/WRITE MEMORY integrated circuits.

Each IC consists of 16 registers or memory cells of 4 bits each.

It takes approximately 200 ns from selecting the register until the contents of the selected register is latched in the operand latch.

After enabling the register address for approximately 200 ns, the enabling can be taken away, and a new register selected.

To reduce access time for 2-operand instructions, the register block is duplicated, with identical content.

This identical copy of the register block is called the REGISTER BLOCK B.

When writing information back to the register block, the same information is written both into the Register Block A and Register Block B.

The 16 index and base registers are duplicated two times more, still with identical contents. One set is used for reading X and one for B during address calculations.

During WRITE, the address for the X and the B register is the same as for the register blocks A and B, therefore during WRITE, identical data is written into register blocks A and B, index register RX and base register RB.

For address calculation, the address of the RX and the RB register is taken from the X and B field of the memory reference instruction.

There are 32 floating point registers with a 32 or 64 bit word length.

For 64 bit (normal) precision where word length is 64 bits, one floating register consists of a pair of general registers.

Floating registers are denoted FR in 32 bit precision, and FDR in 64 bit precision.

III - 5 - 2

The NORD-50 arithmetic unit handles both 32 and 64 bits as complete parallel operations in hardware.

NB: Register O always contains ZERO. This implies that FRO = 0, BRO = 0, XRO = 0.

In hardware, this is implemented by disabling the operand selector (giving zero output) each time register zero is read.

NORD-50 REGISTERS III-5-3


NORD-50 FIXED POINT ARITHMETIC

The main component in the NORD-50 arithmetic is the ARITHMETIC/LOGIC UNIT SN74181.

This integrated circuit works with two operands, the A and B-operand, 4 bits on each IC. 8 ea. 74181 IC's is then needed to handle operands of 32 bits or 1 NORD-50 word. The ALU is located on the REGISTER board 1502, one on each board. (There is a second arithmetic unit for floating point additions).

The state of the mode control input (FS4 pin 8) (refer to figure III.6.1) determines whether to do an ARITHMETIC operation (ADD, SUB) on the A and B-operand, or to do a LOGICAL operation on the operands.

The four function select inputs FSO-3 select one of 16 different functions to perform.

The instruction repertoire of the NORD-50 is built according to these operations, and the Function Code bits (FC) in the instruction are selected to give a straight forward decoding to generate the Function Select bits FSO-3.

When executing instructions that cannot be done in the ALU, for instance SHIFT, BIT OPERATIONS, FLOATING ADD/SUBTRACT, MULTIPLY and DIVIDE, this is decoded from the Function Code field in the instruction, and a EXT (External) signal is generated and the operands are sent to the EXTERNAL ARITHMETIC which executes the instructions and presents the result back to CPU. The ALU is disabled during this operation, presenting only zero on the output data lines.

The carry input is only in use during an ARITHMETIC operation and the carry input to the first ALU may be forced to a "1" and propagated through the ALU's.

To speed up the carry propagation, the carry is fed to a carrylook ahead circuit 74182 and the carry generated is then fed to the next ALU.

The output of the ALU:

- 1. The OUTPUT DATA or SUM (SS)
- 2. A ZERO signal indicating that all the output data is equal to zero
- 3. Carry to the next ALU

For both operand input to the ALU, there is a selector and a latch.

The latch latches the operands before the arithmetic/logic function is done.

As operand A, one of the following units is selected:

- 1. Data from the Register Block A
- 2. The Overflow Register
- 3. The Remainder Register

and as operand B, one of the following lines is selected:

- 1. Data from the Register Block B
- 2. Data from memory
- 3. Operand from the instruction itself (argument data)

III-6-3

N50 ALU



Figure III.6.1.

III-7-1

III.7 MEMORY REFERENCE INSTRUCTIONS

The memory reference instructions have in common that the execution of an instruction involves calculation of a memory address, either to read out the operand or to write the operand or result back. The memory addressing may be direct or indirect.

Memory reference instructions contain a single bit direct addressing indicator I = 31, two 4 bit register addresses (X and B), a 5 bit function code, a 6 bit register address for the other operand, and a 12 bit displacement.

If I equals 0, the effective memory operand address or calculated address (CA) will be the sum of the 32 bit contents of the X and B registers and the 12 bit displacement.

The 30 memory reference instructions are two-address instructions affecting one directly or indirectly addressed memory location and one register.

The result may either be stored in the same register or the same location.

During a jump or conditional jump instruction, the next instruction is fetched from the calculated address.

The operand read from memory (refer to Figure III.7.1) goes via the MB lines through the B operand selector and is latched in the B operand latch.

The register operand is selected through the A operand selector and latched in the A operand latch.

One exception from this is the MODIFY instructions JPM, JNM, JZM and JFM where the MODIFY REGISTERS in register block B are selected and latched as B operand.

The result is written either to the selected register or calculated address via the SUM bus.

In the following, all the memory reference instructions are lsited with information of the hardware execution of the instruction in the CPU ALU.

In the hardware diagrams the memory reference instructions are devided into groups given by IR bits 20,21, and 22. (Group-numbers are listed).

1				(H		-7-III atch	·2		ц.	tch	r.	tcn A+B+l		an	
Comments		DATA TRANSFER INSTRUCTIONS: B-operand (MB) direct through ALU	First cycle transfer (CA) to R Second cycle transfer (CA+1) to R+16	Store register in calculated address (C ¹	First cycle transfer R to CA Second cycle transfer R+16 to CA+1	First cycle: (R) - A latch, (CA) - B la Second cycle: Write B latch - R Third cycle: Write A latch - CA	ARTIHMETIC INSTRUCTIONS:		With forced carry, gives A-B as function	First cycle: (R) - A latch, (CA) - B la Second cycle: Execute ADD	Third cycle: Write result to memory	First cycle: (R) - A latch, (CA) - B La Second cycle: With forced carry, gives Third cycle: Write result to memory Enter cycle 4 if skip	LOGIC INSTRUCTIONS:		
Dect		К	R R+16	CA	CA CA+l	CA R		Я	ц	CA	CA	CA CA		В	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		BDIR	BDIR BDIR	ADIR	ADIR ADIR	ADIR BDIR		A+B	A-B-1	A+B	A+B	A+B A+B		A•B	u
Forced Carry		0	00	0	00	00		0	Ч	0	0	4 4		0	structic group
Mode Contr.	т 1 1 1 1	r-4			~ ~			0	0	0	0	00		~-1	
ູຜູ		Ч			\dashv			Т	0	Ч	Ч			-	1
ct r		0	00	, L		10		0	Ч	0	0	00			
unc† ele(−i	Ч				~ ~		0		0		00			
ц, Й (0	00) ~		0 10		~	0 m	~		 		m	÷
nd	m¦	ME	M M			MH MH		M	MI	ΪX	W	IM M		M	1
Opera	A 	4		Ω Υ	5 R+16	. സ് ന്ന്ന് ന്ന്ന്		14 R	14 R	ېر ۲	: с.	0. К.К.		54 R	
	SOUP	L C	о С - С - С - С С - С - С - С - С - С - С		ט ג ייס ע	Ú Ú Ú		T O	H H	Н		IC		I	
	Ð	s terr	le Register Dogistor (F	radia cet (F)	terer Ible Registe: Redister	(CA) and (R		to R	(CA) from R	emory .		icrement		and R	
	ruction		Load Doub	FILOAULUN CHOKO DOG	Store Dou	Exchange		Add (CA)	Subtract	Add to me		Memory ir		And (CA)	
	Inst		DDD	L E C	STD	XMR			ans	ADM		MIM		AND	MB

ND-05.007.01

MEMORY REFERENCE INSTRUCTION ALU OPERATION:

Inst 11	ruction	GROUP	Oper 	and B	Fun Sel	ect.	P E S	LT C	ontr. 54	Forced Carry	Means	Dest.	Comments			
													CONDITION	AL SEQUENCE AND SE ONS:	QUENCE	
CRG	Skip if (R) \geqslant (CA)		Ц	MB	0		U T	0			A-B	None	The sig	n bit (S31)	If SKIP	
CRL	Skip if (R) $<$ (CA)	(F	Я	MB	0		_	0			A-B	NO	output if SKIP	of ALU checked eff.	eff., enter	
CRE	Skip if $(R) = (CA)$	TOT	Ŕ	MB	0		_	0		Г	A-B	write pulse	The ZER	0 output of	cycle 4	
CRD	Skip if (R) \neq (CA)		Ц	MB	0		-	0		Ч	A-B	gen.	ALU che	cked if SKIP eff.		
JRP	Jump if (R) $\geqslant 0$		Ц			4	-			0	ADIR	None	The SIG	N bit (S31)	If JUMP	
JRN	Jump if (R) < 0	IG2	ц		Ч					0	ADIR	None	checked	if JUMP eff.	eff., enter	111
JRZ	Jump if $(R) = 0$		ц		Ч		-	H H		0	ADIR	None	The ZER	0 checked	cycle 4	. — /
JRF	Jump if (R) ≠ 0		ц		Ч					0	ADIR	None	if JUMP	eff.		5
MqL	Add Modify Register R and JUMP if (R) ≥	0 t	К	R+16	r1	0		0		0	A+B	ц	Add R	Check S31	If JUMP	
MNL	Add Modify Register R and JUMP if (R) <	0 t	ц	R+16	Ч	0		0		0	A+B	ц	and MR in ALU	if JUMP eff.	eff., enter cvcle 4	
ЛZМ	Add Modify Register R and JUMP if (R) =	o to	ц	R+16	~	0		0		0	A+B	ц		Check ZERO	4	
JFM	Add Modify Register R and JUMP if (R) ≠	to 0	ы	R+16	Ч	0	П	0		0	A+B	ц		if JUMP ett.		
RTJ	Return Jump PC+l→R	IGO	Zero	PC+1*	Ļ,	0		0		0	A+B	ц	Program C in specif	ounter (PC)+l writ ied register	ten back	
			¥ 	Enabl On ME	 ed 3-bu	່ ເ		1		т т т т						; ; ;

MEMORY REFERENCE INSTRUCTIONS ALU OPERATIONS:

III-7-3

1 1		III-7-4			1
mments	Execute content of CA as Instruction Execute the CA as Instruction	Operand latched in CPU and instruction executed in EXTERNAL arithmetic			
MeansCo	ZERO output ZERO output	ZERO output ZERO output ZERO output ZERO output	ZERO output ZERO output	ZERO output ZERO output ZERO output ZERO output	
Forced Carry	00	0000	00	0000	
Mode Contr. FS4	ЧЧ				
Function Select FS 0 1 2 3-	0 0 1 1 0 0		0 0 1 1 0 0 1 1	0 0 0 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 1 1	
toue	IGO	+ C66	IG7	- >	
ictionGR	Remote Execute R = 0 R = 1	Integer multiply Integer divide Floating add Floating add double precision	Floating subtract Floating subtrac double	Floating multiply Floating multiply double Floating divide Floating divide double	
Instru	EXC	MPY DIV FAD FADD	FSB FSBD	FMU FMU FDV FDVD	

MEMORY REFERENCE INSTRUCTION N O T USING THE CPU ALU:



III.7.1 INDIRECT ADDRESSING

Indirect Addressing takes place when bit 31 in the Instruction Register is equal to 1.

This means that the address now in the instruction word does not point to the data or operand, but rather points to a "pointer to" the data. Thus, the instruction word address is said to be ONE LEVEL away from the data.

It is also possible for the instruction word address to be more than one level away from the data.

If a word of memory is a pointer to a pointer, rather than a pointer to the data, then a bit of the memory word is set to indicate this (bit 31).

In addition to the IR-register, there is also a register with identical contents except during indirect addressing, the displacement register D. This register is the input to the address arithmetic in use during a memory reference instruction with the bits used as follows:

Bits 31-20: Not added in the X, B and D adder

- Bits 19-12: Added only during second indirect address calculation
- Bits 11-0: Always added in a memory reference instruction address calculation

If bit 31 - 0 in the IR-register, only bits 11-0 in the Dregister are added in the X, B and D adder during the first indirect address calculation.

If bit 31 in the now calculated address is a 1, a new level of indirect addressing is inserted.

Up to 16 levels of indirect addressing is possible. More levels will cause INSTRUCTION HANG-UP interrupt.

Bit 31 equals one in the calculated address means that the contents of this cell is used to calculate the next indirect address.

Bit 31 equals zero indicates the last level of indirect addressing and the contents of this cell is the operand address.

In both cases, the 20 lower bits are clocked into the D-register.

Bits 31-23 are clocked into the IR-register while bits 22-12 in IR are kept unchanged. This is done to avoid destroying the function code and the register involved in the instruction.

Indirect addressing inserts an extra indirect cycle (C1) and each level of indirect addressing adds one "read instruction time" to the execution time.

INDIRECT ADDRESSING



If bit 31 was = 0: Operand address



Figure III.7.2.

uuuit

III-7-9

III.7.2 INTER-REGISTER INSTRUCTIONS

The inter-register instructions have in common that both operands are taken from the registers, called source register A and source register B and the result is written back into a third register, the destination register.

The 23 inter-register instructions are three-address instructions containing three 6-bit register addresses: two source registers holding operands A and B respectively, and a destination register.

As indicated in figure III.7.3, the register block A is selected and latched in the A operand latch, while register block B is selected and latched in the B operand latch.

As A operand the Overflow Register OR and Remainder Register RR may also be selected.

In the following, all the inter-register instructions are listed with information on the hardware execution of the instruction in the CPU ALU.

	Func	ctio sct	у Б Б	Mode Conti FS4	Forced Carry CYSO	Reans	Comments
Instruction							
							DATA TRANSFER INSTRUCTIONS:
RIN RR or OR redister 🔸 Redister R			Ч	0	Н	ADIR	A-operand (RR or OR) direct through ALU
ROUT R - RR OF OR	Ч	Ч	Ч	0	Ч	ADIR	A-operand R direct through ALU
							ARITHMETIC INSTRUCTIONS:
RAD Register add		0	Ч	0	0/1	A+B	The forced carry depends on IR25, ' See Reference Manual 3-9
RSB Register subtract	0	Ч	0	0	0/1	A-B-1	With forced carry, gives A-B as function
							LOGIC INSTRUCTIONS:
RND Register AND	0	-	r1	Ч	0	A · B	
RNDA Register AND, complement SRA	0	0	Г	Ч	0	A B	
RNDB Register AND, complement SRB	Ч	0	1	Ч	0	A . B	
RXO Register exclusive OR	Ч	0	Г	щ	0	A V B	
RXOA Register exclusive OR, compl. SRA	0	Ч	0		0	A ≮ B	
RXOB Register exclusive OR, compl. SRB	0	Ч	0	Ч	0	A V B	
ROR Register OR	Г	-	Г	~-1	0	A + B	
RORA Register OR, complement SRA	0	-	0	Ч	0	A + B	
RORB Register OR, complement SRB	щ	-	0	Ч	0	A + B	
SZR Set destination register zeros	0	0		Ч	0	Zero	The ALU outputs ZERO, written into destination register

ÿ

INTER-REGISTER INSTRUCTIONS ALU OPERATION:

Ins	truction		Fun Sel	ction ect 1 <u>1</u> 2	es 33	Mode Contr. FS4	Forced Carry CYSO	Means	Comments
1 1 1									CONDITIONAL SEQUENCE INSTRUCTIONS:
ASG ASL	Add registers, skip if result Add registers, skip if result	00		00	، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، ، 	00	0 0	$\begin{array}{c} A+B\\ A+B\\ A+B \end{array}$	The SIGN BIT (S31) output of ALU checked if skip effective
ASE ASU	Add registers, skip if result Add registers, skip if result	0≠ 0=	-	00		0 0	0 0	$ \begin{array}{c} A+B \\ A+B \\ A+B \end{array} \right)$	The ZERO output of ALU checked if skip effective
SGR	Subtract registers, skip if result	0%	0	 	0	0		A-B	The SIGN BIT (S31) output of If S
SLE	Subtract registers, skip if result	0>	0	r r	0	0	-1	A-B	ALU checked if skip effective effected enter
SEQ	Subtract registers, skip if result	0"	0	اسم اسم	0	0	,	A-B	The ZERO output of ALU checked
SUE	Subtract register, skip if result	0≠	0	1	0	0		A-B	II SKIP EITECLIVE

III-7-11

<u>ructic</u> SLRD SLAD SLAD SRAD SRLD SRLD SRLD	DR Register, Double Reg. LEFT shift Register, Double Reg. RIGHT shift LEFT ARITHMETIC shift RIGHT ARITHMETIC shift RIGHT ARITHMETIC shift RIGHT LOGICAL shift Bit set Bit set Bit complement	Fur Fur 0 <th>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th> <th>on FS 23 1</th> <th>Mode Contr. I I I I I I I I I I I I</th> <th>Means Zero output of CPU ALU</th> <th>Comments DATA MANIFULATION INSTRUCTIONS: DATA MANIFULATION INSTRUCTIONS: Operand read out from the Register block A to External arithmetic. In- struction executed and result written back to Destination Register (Register Block A and B)</th>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	on FS 23 1	Mode Contr. I I I I I I I I I I I I	Means Zero output of CPU ALU	Comments DATA MANIFULATION INSTRUCTIONS: DATA MANIFULATION INSTRUCTIONS: Operand read out from the Register block A to External arithmetic. In- struction executed and result written back to Destination Register (Register Block A and B)
	Bit clear	0	0	1	i		
IXD	Floating 🛥 Integer	0	0	,	Ţ.		
IRD	Floating → Rounded Integer	0	0	 	Т		
UO.I	Integer 🔸 Floating	0	0		F i		

05 007 01

רד דא

	Mode Contr. <u>FS4</u> <u>Means</u> <u>Comments</u>	ARITHMETIC INSTRUCTIONS:	1 Zero output of CPII AIII	l u u u u u u u u u u u u u u u u u u u	in CPU Destination-Register		CONDITIONAL SEQUENCE INSTRUCTIONS:	1 1 Floating add/subtract done in external 2 arithmetic. Result >0. <0 checked	1 against sign bit. Result =0, $\neq 0$ 1 checked against floating zero.	1 If SKIP effective; SKIP signal sent 1 to CPU and CPU enter cycle 4	<pre>1 1 1 Bit checked in external arithmetic. 1 1 1 1 1 5KIP effective; SKIP signal sent to CPU and CPU enter cycle 4</pre>
THE CPU ALU	tion ectFS) 1 1) 1 1) 1 1						
T USINC	Func Sele		0	0	FR) 0 (ract 0 (iply 0 (00		0000	
TER INSTRUCTIONS N (Register multiply	Register divide	Floating register (1 add.double precisior	register FRD add FR, FRD subti FR, FRD multi FR, FRD divic		FR, FRD Register subtract, skip if result >0	skip if result =0 skip if result =0 skip if result ≠0	FR FRD Register add skip if result >0 skip if result <0 skip if result <0	skip if result ≠0 Bit skip on ZERO Bit skip on ONE
NTER REGIS	<u>nstructior</u>		MU	DV	AF, RAFD	SF, RSFD MD, RMFD DF, RDFD		GF, SGD	EF, SED UF, SUF	SGF, ASFD SLF, ALFD SEF, AEFD	.SUF, AUFD .SZ SO

1



III.7.3 ARGUMENT INSTRUCTIONS

The Argument Instructions have in common that one of the operands (operand B) is taken from the instruction itself (Bits 0-15) and the other operand is taken from the Register Block A, specified by bits 23-28 in the Instruction Register.

The result or SUM is written back to the same register given by bits 23-28 in the IR-register in both the Register Block A and Register Block B (X and B if register address 0-15).

The 16 most significant bits in the B-operand are always set to zero.

In the following, all the argument instructions are listed with information on the hardware execution of the instruction in the CPU ALU.

Instr	.uction	Func Sele	ctic sct	on FS	X O H	ode ontr. S4	Forced <u>Carry</u>	Means	Comments
									ARTHREFIC INSTRUCTIONS:
ADDA	Add Argument to Register	1 () (T C	0		0	A+B	
ADCA	Add Complement of Argument to Register	0		1 0	0		1	A-B-1	With forced carry: Argument Subtracted from Reg
									LOGIC INSTRUCTIONS:
ANDA ORA	AND Arg. and Register OR Arg. and Register	0 1			►		0 0	A•B A+B	
XORA	Exclusive OR Arg and Register	-	~	0			0	AAB	. OMOTIONISTEE INSTRUCTIONS TRAINING A REPORT
									DATA MANIPULATION INSTRUCTIONS:
SETA	Set Arg. to Register	1 () C	1 0	0		0	A+B	The A-operand is set to ZERO (Reg. 0 selected)
SECA	Set Complement of Arg to Register	0		1 0	0		Ц	A-B-1	The A-operand is set to ZERO (Reg. O selected) With forced carry: -B (-ARG) to selected Reg.
									CONDITIONAL SEQUENCE INSTRUCTIONS:
DDP DDN DDZ DDF	SKIP if Reg ≯Arg SKIP if Reg <arg SKIP if Reg <arg SKIP if Reg =Arg SKIP if Reg ≠Arg</arg </arg 	0000					,	A-B-1 A-B-1 A-B-1 A-B-1 A-B-1	<pre> The SIGN Bit (S31) output of ALU checked if SKIP eff. The ZERO output of ALU checked if SKIP eff.</pre>
DSP DSN DSZ DSZ	SKIP if Reg >-Arg SKIP if Reg <-Arg SKIP if Reg =-Arg SKIP if Reg =-Arg		0000	0000			0000	A+B A+B A+B A+B A+B	<pre> The SIGN Bit (S31) output of ALU checked if SKIP eff The ZERO output of ALU checked if SKIP eff cycle 4 </pre>
							,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		

ARGUMENT INSTRUCTION ALU OPERATION:

3



IR-REG:

III.8 INSTRUCTION EXECUTE SEQUENCE

In parallel with executing the instruction in the Instruction Register IR, the next instruction in hte program (PC+1) is requested and written into the NEXT INSTRUCTION register NI.

By implementing this instruction pre-fetch feature, the waiting time for memory reply is utilized to execute the instruction in the instruction register. When the instruction execution is finished, the next instruction register is transferred to the IR-register. This is the way inter-register and argument instructions are executed.

When executing a memory reference instruction, the CPU will be busy calculating the memory operand address (CA) for the instruction in IR, while the next instruction is fetched and clocked into the NI register. When this memory sequence is finished, the memory read or write reference in calculated address can take place.

SPECIAL CASES

The normal execute sequence is to transfer the NI-register to the IR-register and start execution. But the instruction in the NI-register may not be the one to be executed next. This is the situation in the cases mentioned below:

- 1. At START-UP time
- Executing a sequence instruction Transferring program execution from the current location to some other location in memory
- 3. Executing a remote execute (EXC) instruction
- 1. When NORD-50 stops, the NI-register will be equal to the instruction following the last executed instruction.

At START-UP time, a new instruction must be fetched, pointed to by the Start Address (SA). This instruction is clocked into the NI-register and further to the IRregister.

A special cycle (DC4) takes care of reading the contents of the program counter = SA to the NI-register and next cycle DCO will transfer NI to IR and the execution can start. 2. During a jump, conditional jump or skip, where the jump or skip condition is fulfilled, the NI-instruction is not the one to be executed next.

IR = JUMP or CONDITIONAL JUMP

The program counter is parallel loaded with the calculated address from the address arithmetic. The same DC4 cycle is entered and the PC-address is fetched and clocked into the NI-register.

IR = SKIP

The program counter is incremented by one pointing two instructions ahead of the instruction in IR. The same DC4 is entered fetching the new instruction.

3. The input to the IR-register consists of a 3-line to 1-line selector. The first line is the NI-register and the two remaining lines are in use while executing a remote execute instruction.

IR = Remote Execute (EXR)

If the register field equals zero, this means: execute contents of calculated address as instruction.

The instruction in the calculated address is fetched and placed directly in the IR-register via the memory data line MDC.

If the register field equals one, this means: execute the calculated address as instruction. The calculated address is fed directly to the IR-register via the memory address line MAC. <u>N - 50 MEMORY SEQUENCE</u>



Figure III.8.1



ND-05.007.01

III-8-4

N - 50 MEMORY SEQUENCE

III.9 NORD-50 MAIN STATES

The NORD-50 main states are determined by three flip-flops located on the CYCLE COUNTER card 1506; DCCO, DCC1 and DCC2, also called the cycle counter flip-flops.

The state of the flip-flops is decoded on the 1519 card and gives the implemented cycles listed below:

DCCO	DCC1	DCC2	CYCLE
0	0	0	DCO
1	0	0	DC1

1	0	DC2
1	0	DC3
0	1	DC4
1	1	D C 7
	1 1 0 1	$ \begin{array}{cccc} 1 & 0 \\ 1 & 0 \\ 0 & 1 \\ 1 & 1 \end{array} $

The basic machine cycles in NORD-50 are:

DCO: First cycle of instruction execution. Memory reference instruction: Execution/operand fetch cycle.

> Inter-register or argument instructions: execute cycle

- DCl: Indirect address cycle
- DC2: Instruction execute if memory reference instruction
- DC3: Instruction execute for instructions with two data references in memory
- DC4: Instruction readout to next instruction register (NI) in start sequence, in skip instruction effective or jump instruction effective.

DC7: Stop Cycle

Data may be transferred to/from NORD-50 communication registers via the NORD-10 I/O system.

Each time the clock pulse DCCS arrive the output of the NEXT CYCLE DECISION LOGIC will be clocked into the DCCO-2 flip-flops. This implies that clocking the same information once more will extend the cycle for one clock period. During multi-level indirect, for instance, the lines containing OOl (the input to DCC2 = 0, input to DCC1 = 0 and input to DCC0 = 1), may be clocked up to 15 times.

The cycle will be terminated and a new cycle entered (or the same cycle extended) at WP time, equal to the time new information in written into the CPU register block either from CPU ALU or from external arithmetic.

Cycle DC7, the STOP cycle may be entered in two ways:

A) Presenting a ground level on the MASTER CLEAR (MCL) line to the clear input of the DCCO-2 flip-flops.

The MCP signal generated on the 1519 card is a programmed MASTER CLEAR pulse which occurs when bit 9 in the modus register is set. Used to put NORD-50 into a well-defined state.

B) Forcing the NC7 signal (Next Cycle DC7) to a ground level, the NAND gates output will be all ones and at the next arriving DCCS pulse, DC7 will be entered.

The ND7 signal will force the cycle flip-flops to DC7 at the first arriving DCCS clock pulse in the following cases:

 Protect Violation The requested address was protected by the BP and BQ address limits.

Hardware: ABPBQ signal generated on the 1504 card. Status bit 1 set to a one.

- 2. External stop from NORD-10 Executing an IOX NOR50 instruction and A = 10 in NORD-10, the NORD-50 will enter cycle DC7.
- 3. STOP instruction executed in NORD-50
- 4. Parity error of modus bit 2 is set; detected on the 1504 card.

5.	Overflow detected in external arithmetic and modus bit O set (OFL = SB3)	Sensed at RYX
6.	Underflow detected in external arithmetic and modus bit 1 set (UFL = SB4)	time on 1504

7. Instruction hang-up More than 15 levels of indirect addressing or execute of EXC instruction (counted on the 1510 card).

Input to the NEXT CYCLE DECISION LOGIC is information about current cycle DCO-DC7 and IR function code bits informing what cycle to go through executing the instruction.

An active JEFF signal (jump or skip effective) will force the NEXT CYCLE DECISION LOGIC to present 100 on the input lines to the DCCO-2 flip-flops, entering cycle DC4 for instruction readout to NI.

The JUMP OR SKIP CONDITION FULFILLED logic has this input in addition to the IR function code bits:

ZERO (CPU ALU output equal to zero)
S31 (CPU ALU sign-bit output)
FRSBIT
SELBIT
From external arithmetic (C-rack)

These signals are checked against the IR bits if the jump or skip conditions are fulfilled.



re III.9.1

NORD-50_MAIN_STATE_LOGIC



III-9-6

III.9.1 CYCLES INVOLVED EXECUTING A MEMORY REFERENCE INSTRUCTION

Underlined: Instruction fetch

Normal type: Instruction execution

DC7: STOP CYCLE

N10/N50 communication is active to load start address to SA, break addresses to BP and BQ and break conditions to modus register M.

Activate N50 by SAA4; IOX NOR50.

SA to program counter PC via the memory address bus MAC. Request instruction pointed to by PC.

A simulated Data Ready signal (DRS) is generated to change cycle to DC4.

DC4: INSTRUCTION TO NEXT INSTRUCTION REGISTER (NI) CYCLE

> As Address Ready (AR) from memory appear: $PC + 1 \longrightarrow PC$. Request instruction now pointed to by PC (next instruction).

At Data Ready (DR) time: Data now ready equals instruction requested in DC7. Clock instruction to N1 register (NIS1).

Change cycle to DCO.

DCO: EXECUTE AND MEMORY OPERAND READ/WRITE CYCLE

NI →Instruction Register IR (IRS)

Calculate operand address CA.

Memory write instruction:x Memory read instruction x or Indirect addressx ing: Execute instruction in x IR. Enable result to x memory data bus (MDC). x

At AR time: <u>PC + 1 \longrightarrow PC (PC is now 2 ahead of executing</u> instruction).

Request calculated address CA.

A C	At DR time: Clock next instruction 1	cequested in DC4 -> NI.
F	Enter cycle DC2	x Indirect ? enter DCl x otherwise DC2. x
DC1:	INDIRECT ADDRESS CYCLE	
<u> →</u>	At DR time:	
	Clock data = indirect a placement register D.	ddress into IR and dis-
	IR31 = 1	x
	YES (Multilevel indirec	x t)x NO x
	Request calculated addr	ess.
	Extend DC1	x Enter cycle DC2. x DC2 x if two data x references in memory. x DC2 if one data x reference in memory.
DC2:	INSTRUCTION EXECUTE CY((ONE DATA REFERENCE)	CLE
	<u>At DR time:</u> Request instruction no	w pointed to by PC.
	Memory Write Instructi	on x Memory Read Instruction:
	Instruction finished	x x Latch operand on x data bus into B operand x latch.
		x x Execute instruction in x CPU ALU or external x arithmetic. x
	At delayed DR time:	
	Enter cycle DCO	x Write result into x destination register x if result from CPU - x ALU, enter DCO.

x If SKIP or JUMP effective x enter DC4 to fetch new x instruction to NI.

x Instruction executed x in external arithmetic: x At External Data Ready x (RYX) time: х x Write result to destinx ation register, enter x cycle DCO. $DC^{\frac{N}{2}}$: INSTRUCTION EXECUTE CYCLE (TWO DATA REFERENCES) At DR time: Request CA address if: MIN, XMR or ADM. Request CA + 1 address if floating double (FD) instruction. Memory Write: x Memory Read: х x latch operand read in x B latch if MIN, XMR or x ADM. First operand written if x FD х x Latch first operand x (Bit 63-32) if FD x instruction. At delayed DR time: x Write first operand to x FD register if LDD. Enter cycle DC3.

DC3: INSTRUCTION EXECUTION SECOND CYCLE

At DR time:	
Request instruction now	pointed to by PC.
Memory Write:	x Memory Read:
	х
MIN, XMR and ADM,	x
operand written	х
	х
Second FD operand	x Latch second operand
written.	x (Bit 31-0) if FD
	x instruction.
At delayed DR time:	
	x Write second operand
	x to FD register if LDD
	x

Enter cycle DCO.

If MIN skip effective enter cycle DC4 to fetch new instruction to NI.

x Enter DCO at external

x ready time if

x instruction executed x in external arithmetic III.9.2 CYCLES INVOLVED EXECUTION AN INTER-REGISTER OR ARGUMENT INSTRUCTION

Underlined: Instruction Fetch

Normal types: Instruction execution

DC7: STOP CYCLE

NORD-10/NORD-50 communication is active to load start address to SA, break addresses to BP and BQ and break conditions to MODUS register M. Active NORD-50 by SAA 4; IOX NOR50.

SA to Program Counter PC via the memory address bus MAC. Request instruction pointed to by PC.

A simulated Data Ready Signal (DRS) is generated to change cycle to DC4.

DC4: INSTRUCTION TO NEXT INSTRUCTION ON REGISTER (NI) CYCLE

As Address Ready (AR) from memory appear: $PC + 1 \rightarrow PC$. Request instruction now pointed to by PC (next instruction).

At Data Ready (DR) time: Data now ready equal instruction requested in DC7. Clock instruction to NI register (NIS1).

Change cycle to DCO.

DCO: INSTRUCTION EXECUTE CYCLE

NI → Instruction Register IR by the NIS signal. Instruction in IR executed and result written back to destination register DR. <u>At AR time:</u> <u>PC + 1 → PC (PC is now 2 ahead of executing</u> <u>instruction). Request instruction now pointed</u> <u>to by PC.</u> At DR time: Clock next instruction requested in DC4 → NI Extend DC0. If instruction executed in external arithmetic the DC0 is extended until external ready (RYX) arrives. At RYX time: Write result to destination register. Extend DC0.

If SKIP condition tested in CPU and skip condition found satisfied, enter DC4, otherwise extend DCO.

If SKIP instruction tested in external arithmetic and SKIP condition found satisfied, enter DC4 at external ready time (RYX).

III-10 TIMING SEQUENCE

Each basic cycle in NORD-50 where instructions are executed has two phases, the read and the write phase. Decoded on the 1519 card and named DCRO - DCR3 (Read phase cycle DCO - 3) and DCWO - DCW3 (Write phase cycle DCO - 3).

During the READ phase of cycle DCO the operands are read from the register in the register block given in the source address field and clocked into the operand latches.

During the READ phase of cycle DC2 the operand is read from memory and clocked into the operand latches.

When the operands have been latched, the phase can be changed to write. During an interregister or argument instruction execution in cycle DCO, the register address is changed to destination address for both register blocks (At SP time on 1519). At the register WRITE pulse the output of the ALU is written into both register blocks.

For a memory reference instruction the write phase of DC2 will be used to write the result to the register if the register was the destination or back to memory if memory was the destination.


III.1.1 MEMORY PROTECT SYSTEM

The heart of the memory protect system in NORD-50 is the address limit registers BP and BQ.

- BP = Break Point Register No. 1 (20 bits) Lower address limit, and
- BQ = Break Point Register No. 2 (20 bits) Upper address limit



The BP and BQ register can be used to protect either the memory area bounded by the addresses within the two registers, or the memory area outside these bounds against any of the following:

- All accesses
- Instruction fetches
- Data read and write
- Data write only

The break conditions are given in the following bits in the modus register:

MODUS Stop if $BP \leq Any$ Reference $\langle BQ$ BIT NO.: 4 Stop if $BP \leq Program$ Counter $\langle BQ$ 5 Stop if $BP \leq Data$ Reference $\langle BQ$ 6 7 Stop if $BP \leq Data$ Store Reference $\langle BQ \rangle$ 8 Invert limit on bit 4-7: Stop if $0 \le x < BP$ or $BQ \leq x < Max.$ address

The address lines MAC to memory have two sources (the third is used for start-up) selected through on the 1501 card.

1	Program Cou	nter	%Selected tion feto	when ch	instruc-
2	The Address	Arithmetic	%Selected	when	reading

or writing memory operand address

The memory address lines MAC are continously compared against the BP and BQ registers on the 1501 card. The result of this comparison is the signals

LBP 20 = Referred address less than BP and

LBQ 20 = Referred address less than BQ

These signals are fed to the 1504 card.

On the 1504 card these signals are checked against the stop-conditions given in modus bits 4-7.

If modus bit 8 is set, the LBP 20 and LBQ 20 signal is inverted before checking.

The result of this comparison (the signal ABPBQ) is then used to decide whether a request can be sent to memory or not.

If the address points to the protected area, the request will be blocked. NORD-50 will be stopped, entering cycle DC7 by the NC7 signal, and as a response to that a completion signal is sent to the NORD-10.

ND-05.007.01

Status bit 1 will be set, and the TA register will hold the address that caused the stop. To compare the memory address against BP and BQ takes time, approximate 90 nsec. The request will be delayed for 100 ns to be sure that the address is legal. This is done by the IPROT signal on the 1519 card, which will extend the cycle where the request is initiated for 100 ns. Modus bit 4 M4 = 1 : A: All memory references will be (All references) checked. All cycles will be delayed. M5 = 1(Instruction fetch) : All cycles where the program counter is selected to the MAC bus is delayed. M6 = 1(Data read and write): All memory reference instructions execute cycles where the address arithmetic is selected to the MAC bus is delayed. M7 = 1: As for M6 but only memory (Data write) reference instructions execute cycles where memory is destination is delayed.

III-11-4

III.11.1 PROTECT ADDRESS SETTING

Because of the NORD-50 instruction prefetching, the following is to be considered:

Assume that the break condition for INSTRUCTION FETCH is set in the MODUS register. The lower break address register BP is set, and in the location before the BP-address an instruction is to be executed.

Because of the prefetch, the execution of this instruction will generate an address violation interrupt.



The rule is thus: The last location before an address limit must not contain an instruction to be executed.

This is the case if the protect-mode is

1. All references

2. Instruction fetch

III-12-1

III.12 CPU AND MEMORY OPERANDS TO EXTERNAL ARITHMETIC

The operands to the external arithmetic are selected through two selectors in CPU, each selecting 32 bits (2 x 4 bits on each 1502 card).

The operands are latched in the operand latches and driven by a tri-state driver to the external arithmetic.

The operands may either be 32 bits (for instance Floating Add Single Precision) where only one operand selector/latch/driver is enabled, or 64 bits where both the operand selector/latch/ driver operates with 64 bits in parallel.

Memory Reference Instructions

A memory reference instruction using the external arithmetic (FAD, FSB, FMU ...) will read one operand (the B-operand) from the calculated address on the MB-lines from memory and select it through the darkened part of the B-operand selector.

Refer to figure III.12.1.

The A-operand selector will have its input from the register block A, and only a 2-input selector is used.

A floating double precision operand is stored in memory in two consecutive locations.

During a double precision floating memory reference instruction, the 32 most significant bits are read from the calculated address and latched in the operand latch (bits 32-63) by the STRB2 pulse.

An extra cycle is entered to read the least significant operand bits (bits 0-31) from the CA+1 location, select them through the operand selector and latch them in the operand latch by the STRB1 pulse.

The 64 operand bits can then be presented in parallel.

Inter-Register Operation

The A-operand is, as for memory reference instructions, taken from the Register Block A.

The B-operand is taken from the Register Block B.

The B_L lines out of registers 16-31 and 48-63 will always carry the bits from 0-31, while the B_M lines out of registers 0-15 and 32-47 will contain either bits 32-63 in the operand for double register or floating double register operations or bits 0-31 if none of these operations.

The registers 16-31 and 48-63 are not in use for single precision floating.

During double register (shift double) or double floating register instructions 64 bits are selected through the operand selector in parallel.





I I I - 12 - 4

OPERAND SELECT AND EXTERNAL ARITHMETIC TIMING:



Text will depend on type of instruction.

ND-05.007.01

III-13-1

III.13 RESULT FROM EXTERNAL ARITHMETIC BACK TO CPU

All results achieved in the external arithmetic are written back into the Register Block A and B in parallel. The register number is specified in the destination field in the instruction.

When the ready signal (RYX) from the external arithmetic arrives, the result is ready on the data lines and the ready pulse triggers the register write pulse (WR) in CPU on the 1519 card.

When the external arithmetic returns a double precision, 64 bit word as a result, all the 64 bits are written back simultaneously. Bits 32-63 via the most significant SUM bus SM and bits 0-31 via the least significant SUM bus SL.

When executing integer multiply (MPY) or integer divide (DIV) in external arithemtic, the result on the most significant SUM bus will be the overflow (more than 32 bits result) for multiply and remainder for divide.

When the RYX signal arrives, the CPU is pre-determined to write the most significant SUM bus into the OVERFLOW register if FMU and into the REMAINDER register if DIV. This is done in parallel with writing the least significant SUM bus (the result) into the destination register.



Ajourf .22.6.77 PK/ L Tegn 11.775 PK/ B SECTION IV

EXTERNAL ARITHMETIC C-RACK

Section		Page
IV.1	C-RACK GENERAL	IV-1-1
IV.2	SHIFT MATRIX	IV-2-1
IV.3	SHIFT INSTRUCTIONS	IV-3-1
IV.4	BIT INSTRUCTIONS	IV-4-1
IV.5	CONVERT TO FLOATING	IV-5-1
IV.6	CONVERT TO INTEGER	IV-6-1
IV.7	FLOATING ADD/SUB	IV-7-1
IV.8	FLOATING REGISTER SKIP INSTRUCTIONS	IV-8-1
IV.9	C-RACK OVERVIEW	IV-9-1

ND-05.007.01

IV.1 THE C-RACK

In the C-rack, as part of the external arithmetic, the following instructions are executed:

Mnemonic:	Memory Ref. Instr.	Inter. Register Instr.	Means:	No.of operand bits:
FAD FADD	X X		Floating Add F+(Ea) Floating DP Add FD+ (Ea, Ea+1)	32 64
RAF RAFD		X X	Floating Reg. Add Floating DP Reg.Add	32 64
FSB	Х		Floating Subtract F - Ea	32
FSBD	Х		Floating DP Subtrac FD - (Ea, Ea + 1)	52 64
FIX		Х	Convert floating to Integer	32732
FIXD		Х	Convert DP floating to Integer	64/32
FIR		Х	Convert floating to Rounded Integer	32/32
FIRD		Х	Convert DP floating to Rounded Integer	64/32
FLO		Х	Convert Integer to	30/30
FLOD		Х	Convert Integer to DP Floating	32/64
		Х	Shift a 32 or 64 bi operand up to 63 places to the right or left with arith- metic, logical or rotational shift	t 32 or 64
BST		Х	Bit set	32
BCL		Х	Bit clear	32
BCM		Х	Bit complement	32
ΒSΖ		Х	Bit skip on zero	32
BSO		Х	Bit skip on one	32

As the table indicates, four of the instructions are memory reference instructions (one operand from memory and one from a register) and the rest are interregister instructions (both operands, if two, are taken from the register block).

	A-operand	B-operand
DATA FLOW	64	¢
The C-rack consists of this main card set:	OPERAND SEL	ECT 4 x 1513 2 x 1511 MATRIX
OPERAND SELECT 4 x 1513 Four 1513 cards select	FLOATING AR	$\frac{2 \times 1512}{1\text{THMETIC}}$ 4×1514
the operand to the inter- nal bus.	+	2 x 1511
SHIFT RIGHT MATRIX	SHIFT LEFT	MATRIX 2 x 1512
Two 1511 cards shift the operand 0, 8, 16, 24, 32, 40, 48 or 56 places. The shift can be rotational or arithmetic.	LINE DRIVER	2 x 1517
Two 1512 cards shift the operand 0, 1, 2, 3, 4, 5, 6 or 7 places. FL FLOATING ARITHMETIC 4 x	€4 RESULT 1 1514) 20 CPU
The floating mantissas ar these cards. (Exponent ar	e added or s ithmetic on	subtracted on card 1515.)
Shift operands go directl tions, the specified bit is manipulated and checke	y through. should now b d on card 19	For bit instruc- be in bit 0 and 516.
SHIFT LEFT MATRIX		

As right shift matrix **b**ut shifted left.

LINE DRIVER

Drives result on tri-state lines to CPU.

TIME USED:

All instructions executed in the C-rack take the same amount of time. The time from the operands are presented until the result is on the result bus to the CPU is approximately 400 ns.

The operands passing through the C-rack are never latched, so the time used is given by adding the integrated circuit delays together.

The OR of all start signals to the C-rack triggers a one shot on the FLOATING CONTROL 1516 card. This oneshot is set to approximately 400 ns equal the time the operands need passing through the logic and the result is ready on the data lines to CPU.



CONTROL SIGNAL TO THE C-RACK:

In addition to the operand data given in Figure IV.1.1, the following control signals are decoded in the CPU and sent to the C-rack.

	Gen. on cards:	Means:	
SFAD	1508	Start Floating Add	
SFSB	1508	Start Floating Subtract	operands latched
SOPR	1508	Start Bit-, Shift- or Convert instructions	and ready in CPU
DPA	1505	Double precision floating point	

The following IR signals are buffered in the CPU (1505) and sent to the C-rack.

IRX 0 - 5 IRX 23 - 30

SIGNALS BACK TO THE CPU

	Gen.:	Means
anna an an an ann an ann an an an an an		
SELBIT	1516	Specified bit used by the CPU in Bit-Skip instructions
FRSBIT	1516	Floating register compare bit used by CPU to determine SKIP condition
OF2	1516	Floating or Integer (FIX) Overflow
U F 2	1516	Floating Underflow (Result equals 0)
RYP	1516	Result ready on data lines to CPU.

IV.2 SHIFT MATRIX

In the NORD-50 all shift operations are performed on two cards: 1511 and 1512. The same cards are used both for right and left shifts.

The 1511 card shifts the operand 0, 8, 16, 24, 32, 40, 48 or 56 places, while the 1512 card shifts the operand 0, 1, 2, 3, 4, 5, 6 or 7 places.

The output of the 1511 card is connected to the input lines on the 1512 card. This makes it possible to shift the operand any combination of shifts from 0-63.

For shifting a 64 bit operand, 2 of each of these cards are needed.

The cards are built up of 8-1 line sectors (74151), where the 3 select lines, drawn on the top of the IC, determine which operand bit to be selected to the output, i.e., the number of places to shift the whole operand.

In this way, the time involved in shifting is independent of the number of shifts. Shifting an operand 1 place takes the same time as shifting an operand 63 places. The time used is equal to the IC delay.

On the 1511 card, the IR bits 3-5 give the number of places to shift the operand, while on the 1512 card, IR bits 0-2 give the number to shift the operand.

On both cards, the output from the selectors can be disabled (not shown on the drawing), getting only zero from the shift matrix.



IV-2-2

Figure IV.2.1

IV.3 SHIFT INSTRUCTIONS

Shift register instruction format in IR register:

31	30	29	28	27	26	25	24	23	22		18	17	12	11	<u>65</u>		0
0	0	0	1	0/1	L	R	S	M		0		DR	C/DFD	SRA		SC	
1						R = 1	(]])0)1 [0 [1	Rot Rot Ari Log Shi	ate ate thm ica ft	Reg Reg etic 1 sl	gist gist c wh hift ht	er er nen ri z (zer	ght s o end	hif in	t iput;)
				↓ = 0	↓ L=1				Shi 0 ≤	ft SC	lef <u>∠</u>	t 31					
				= 1					0 <	SC	4	63	Shift preci	dout sion	ole reg	gist	er

= IR signals sent to C-rack.

During right shift (R=1) the IR bits 5-0 are enabled to the SHIFT RIGHT MATRIX (1511, 1512) to give the shift count.

During left shift (L=1) the IR bits 5-0 are enabled to the SHIFT LEFT MATRIX to give the shift count.

As indicated on the C-rack data flow, the shift operands go as the A operand and during 32 bits shift the operand is presented on the most significant AU lines.

On the SELECTOR cards 1513, the 32 least significant bits are set to zero. So during any shift 64 bits are always shifted.

During arithmetic shift (SM=2) right AU 63, the sign bit is extended during the shifting. (sign extension SIGNO)

In left shift, zeros are fed into vacated bit positions.

In logical shift, the bits which are shifted out of the word are lost and zeros are put in the other end. IV.4 BIT INSTRUCTIONS

Bit instructions format in IR register:

BIT SET (BST), BIT COMPLEMENT (BCM)

31	30	29	28	27	26	25	24	23	22		18	17		12	11		6	5	0
0	0	1	0	0	1	1	0	С		0			DR		S	RA		BIT	NO
								V											
								C =	= 0	ВSТ	٦								
								C =	= 1	ВСМ	[

BIT CLEAR (BCL)

BIT SKIP ON ZERO (BSZ), BIT SKIP ON ONE (BSO)

31 30 29 28 27 26 25 24 23 22

$$0$$
 0 1 1 Z 1 1 0 0
 $Z = 0$ BSZ
 $Z = 1$ BS0
 $=$ IR signal to C-rack

During Bit operations, both the SHIFT RIGHT and the SHIFT LEFT matrix are enabled.

The IR bit 5-0 is used to shift the specified bit number to bit position 0 in the shift right matrix (rotational shift).

When the bit is in position 0, the bit is either SET, COMPLEMENTED or CLEARED. This is done on the 1516 card. In the shift left matrix, the whole operand word is shifted back leaving the specified bit in its original position.

BIT SKIP instructions are executed in the same way, but this time, the specified bit is selected and gated back to the CPU (1516) where it is checked against the skip condition (1506). If the SKIP condition is satisfied, the CPU skips the next instruction. IV-5-1

IV.5 CONVERTING INTEGER TO FLOATING (FLO)

CONVERTING INTEGER TO DOUBLE PRECISION FLOATING (FLOD)

INSTRUCTIONS

Hardware Execution:

On Card:

Select the operand AU63-32 to the internal bus UB63-32. Set UB31-0 equal to zero. 1513

Shift UB63-32, 32 places right. Sign extension (ARITHMETIC shift) if AU63 was equal to one (negative integer). 1511, 1512

Invert (2's complement) if AU63 was equal to one, otherwise not. The priority encoder looks for the most significant one bit. 1514.1,1514.2 This information, equal to the number of left shifts counted from the most significant mantissa position (SLZO-5), is fed to the 1515 card and subtracted from a ''normalized'' exponent. (An exponent bias 400 and the maximum number of shifts (55 = 67 a) added.) The exponent looks like this:

> 100 110 111 1515 bias 67

The output of this subtraction is a ready biased exponent (UD54-62).

The number of left shifts (SLO-5) is fed to the SHIFT LEFT matrix where the integer is shifted to be a normalized mantissa. The exponent part is masked away. 1511, 1512

The mantissa bit 54 is removed. 1512.4

The exponent UD62-54 is fed from the 1515 card, and the shifted mantissa is fed from the shift left matrix to the DATA BUFFER card, driving the result (U) to the CPU. 1517

The sign bit U63, equal to AU63, is driven from the 1516 card to the CPU. 1516 CONVERT FLOATING, DOUBLE PRECISION FLOATING TO INTEGER (FIX, FIXD)

CONVERT FLOATING, DOUBLE PRECISION FLOATING TO ROUNDED INTEGER (FIR, FIRD)

Hardware Execution:

IV.6

On cards:

The exponent part of the floating operand AU62-54 is fed directly to the 1515 card. 1513 The mantissa part is selected to the internal bus (BU) to the SHIFT RIGHT matrix.

The exponent part is subtracted from a "normalized" exponent, giving the shift count to the mantissa to form an integer (RSH0-4). The magnitude of the exponent 1515 is checked. Integer overflow (PIOFL) is generated if exponent $> 32_{10}$.

Integer overflow (SIOFL) is detected in case of FIR, FIRD when the result before rounding is the greatest possible integer and the rounding adds a one. 1516

The mantissa is shifted in the SHIFT RIGHT matrix according to the value of the exponent (RSH0-4). 1511,1512

In case of PIOFL, the SHIFT RIGHT matrix is disabled (NENBL) giving the greatest possible integer as output. 1512

The integer is inverted (2's complemented) if AU63 was equal to one. 1514

Direct through the SHIFT LEFT matrix, no shift. 1511,1512

Integer driven to CPU.

1

1517

IV.7 FLOATING ADD. SUBTRACT

The process of adding/subtracting two normalized floating point numbers can be devided into four steps:

- 1. Selecting the greatest exponent as the main or result exponent.
- 2. Shifting the mantissa of the operand with the smallest exponent.
- 3. Add/subtract the main and the shifted mantissa.
- 4. Normalize the result mantissa.

The A-operand exponent AU62-55 is subtracted from the B-operand exponent BU62-55 (Refere to figure IV.7.1). The carry signal of this subtraction is used to select the greatest exponent as the result exponent via the UA BUS, and select the mantissa of the smallest exponent as input to the shift-right matrix via the UB-BUS. The output of the exponent-subtrator gives the shift count to shift the mantissa on the UB-BUS right.

If BU>AU the subtractor output will be negative and the absence of the carry is then used to invert the output to generate a positive shift-count.

The three most significant bits in the exponent are compared to see if one of the exponents is much greater (>>) than the other. If that is the case, the greatest operand is taken as the answer and the output of the shift-right matrix is disabled. (Zero is added to the final result). IV-7⊬ 2



EXPONENT MAGNITUDE COMPARATION CIRCUITS (on 1515 card)

Figure IV.7.1



Figure IV.7.2

The output of the subtracter/inverter gives the number of shifts the mantissa of the smallest operand must be shifted to the right (RSHO-RSH5) to make the exponents equal.

The operand with the highest exponent is selected as the main exponent via the UA BUS.

MANTISSA ADD/SUB

Whether the two mantissas, the main and the shifted one, are to be subtracted or added depends on the sign of the two operands and the operation. (Floating ADD or Floating SUB).

The mantissa add/sub is performed with an ALU (74181) on the 1514 card.

The shifted mantissa N is added/subtracted to/ from the main mantissa UA according to this table:

AU63	BU 6 3	SFAD FLOATING ADD	SFSB FLOATING SUB
0	0	PLUS	MINUS
0	1	MINUS	PLUS
1	0	MINUS	PLUS
1	1	PLUS	MINUS

MANTISSA OVERFLOW

Mantissa overflow can occur in the cases involving a PLUS as given by the previous table. (MINUS resulting in overflow is a special case explained later). The mantissas of the two operands are added together. The carries are propagated from the low order end to the high order end.

After addition:



The resultant mantissa >1): the mantissa is not normalized. 1 < MANTISSA $<\frac{1}{2}$ = normalized mantissa.

NB! The most significant bit of the mantissa, UA54, (the bit is always 1 when normalized), is only used internally in the floating arithmetic. In memory or in the register block, bit 54 is the least significant bit in the exponent. Bit 54, the most significant in the mantissa is inserted on the 1513.4 card.

The least significant bit in the exponent is internally called (EUA54).

The most significant bit in the mantissa is masked away before presenting the result to CPU by simply disconnecting this bit. (The output bit 54 of the mantissa shift left matrix is not connected to the driver circuits).

In the case of mantissa overflow, the mantissa is shifted one location to the right (63 locations to the left with rotational shift) and the exponent is incremented by one, and we are finished.



ND-05.007.01

IV-7-6

NORMALIZATION

If the most significant bit in the mantissa (BIT 54) is not a 1 after the subtraction (and there is no overflow), we must normalize the mantissa, that is get a 1 in the most significant bit of the mantissa.

We now shift the mantissa to the left until we get a l bit in this location.

For each left shift required the exponent is reduced by 1.

We are now finished and can present the result to the CPU.



NB! Normalization may only be necessary in the MINUS cases from previous table.



ND-05.007.01

IV - 7 - 9

SPECIAL CASE

The exponents are equal. We are doing a MINUS operation in the mantissa ALU. The mantissa ALU does not generate a carry (C54).

This means that the result is negative): we have subtracted the greater mantissa from the smaller mantissa. Meaning that we have choosen the wrong mantissa to the A- and B-bus.

The mantissa ALU output is then inverted (2'complemented) (INV G 1516) in the second ALU on the 1514 card before it enters the shift matrix, and the output buffer.

ROUNDING (IN THE FLOATING ARITHMETIC UNIT)

If we are going to round a number, let us say the ith bit, then we examine the bit directly to the right, the (i-1)th bit.

The rules for performing this rounding are that if the (i-1) bit is 0, we leave the ith position unchanged, and we drop the other bits. If it is 1, we add 1 to the ith position and drop the other right-hand bits

The question about rounding arises when shifting the mantissa to the right, to equalize the exponents.

Two of the shifted out-bits are taken care of (EN1, EN2) (-1, -2).

One is enough for the addition and convert instruction, and two are sufficient for subtraction.

If the mantissa is already normalized after addition, the EN1 bit is added to the mantissa (1514.1).

If mantissa overflow occurs, the mantissa is shifted one location to the right. Before the shifting, the least significant mantissa bit (the one to be shifted out) is incremented by one (ADD00 G 1516) giving a rounded answer if the least significant mantissa bit was equal 1.

In single precision (32 bits) operation, the 1-bit (ADD 32, G 1516) is added to bit 32 out of the mantissa adder.

For those with a bright mind more about rounding can be found in the NORD-50 REFERENCE MANUAL.

IV - 7 - 11

FLOATING - POINT ADDITION AND SUBTRACTION



IV-8-1

ASGF(D):	Add float ≥ 0 *	ing regis	ters and	skip	if re	esult
ASLD(D):	Add float ∠ 0 **	ing regis	ters and	skip	if re	esult
ASEF(D):	Add float = 0	ing regis	ters and	skip	if re	esult
ASUD(D):	Add float ≠ 0	ing regis	ters and	skip	if re	esult
SGF(D):	Subtract result ≥	floating 0 *	register	s and	skip	if
SLF(D):	Subtract result 4	floating 0 *	register	s and	skip	if
SEF(D):	Subtract result =	floating 0	register	s and	skip	if
SUF(D):	Subtract result ≠	floating O	register	s and	skip	if

(D): double precision floating register

The instructions are executed as ordinary floating add/subtract instructions with the result written back to the CPU register block.

When executing the instructions marked ***** the SIGN BIT (C 63) is selected and gated back to the CPU via the FRSBIT line.

When executing the other instructions floating zero (FZERO) is selected and gated back to CPU via the FRSBIT line.

The FRSBIT signal is tested against the IR function code bits in the CPU (1506), whether the SKIP condition is fulfilled or not. C-RACK OVERVIEW

IV-9-1


SECTION V

EXTERNAL ARITHMETIC A-RACK

,

v 1

Section		Page
V.1	A-RACK GENERAL	V-1-1
V.2	INTEGER MULTIPLY	V-2-1
V.3	INTEGER DIVIDE	V-3-1
V.4	FLOATING MULTIPLY/DIVIDE	V-4-1
V.5	MUL-DIV TIMING	V-5-1
V.6	A-RACK OVERVIEW	V-6-1

V.1 THE A-RACK

In the A-rack, the following instructions are executed:

MPYInteger Multiply32 bit operandsDIVInteger Divide32 bit operandsFMUFloating Multiply single precision32 bit operandsFDVFloating Dividesingle precision32 bit operandsFMUDFloating Multiply double precision64 bit operandsFDVDFloating Dividedouble precision64 bit operands

The instructions may either be memory reference instructions (one operand from memory and one from the register) or inter-register instructions (both operands from the register block).

The operands presented on the data lines from the CPU are latched in the A-rack before the arithmetic milling is started with repeated additions for mulitply and repeated subtractions for divide.

One card (out of 24) takes care of the floating exponent add/subtract while the mantissa is "milled" in the same unit as for integer.

An 8-1 line selector - the OUTPUT SELECTOR - selects the final result of the operation as input to a tristate driver driving the result back to the CPU.

The result is selected through the SUM-selector and written back in the destination register via the SUM-bus.

Control Signals to the A-Rack

In addition to operand data given in figure V.1.1 the following control signals are decoded in the CPU out of the function code bits in the IR-register and sent to the A-rack:

	Gen. on card:	Means:	
SMPY SDIV SFMU SFDIV DPM	1508 1508 1508 1508 1508	Start Integer Multiply Start Integer Divide Start Floating Multiply Start Floating Divide Double precision floating point	Operands latched in CPU and ex- term arithm. milling can start

Signals back to CPU

Gen.: Means:

v-1-2

RYM	1 526	Data Ready. Final result on tri-state lines to CPU
OF 1	1526	Integer multiply overflow. Integer and floating divide by zero.
IIF 1	1526	Floating underflow.

<u>Time_used</u>:

The table below indicates the time used by the A-rack to execute the instructions (text). The time is from the different START pulses to the RYM pulse.

Instruction:	text in	۲s:J		
FMU FMUD FDV FDVD MPY * DIV	2.5 6.2 2.5 6.2 4.0 1.0-4.0		MEMORY O INTER-R INSTRUC	REFERENCE R EGISTER TIONS

*Time used is data dependent.

In the following a brief description of binary multiply, divide and floating point multiply/divide will be given with some information on how this is implemented in NORD-50.



V.2 INTEGER MULTIPLY

In any number system multiplication consists of adding a number to itself as many times as specified by the multiplier. In actual practice binary multiplication reduces to copying the multiplicand whenever the multiplier digit is 1, and not copying it (or writing zeroes) whenever the multiplier digit is 0. As in decimal multiplication you must, of course, also shift one place to the left after obtaining each partial product and in the end add up all the partial products to obtain the answer.

The following example illustrates the simple procedure:

multiplicand	1 ((13)	n	nu l	ti	p1	lie	er (5)
1 1 0	1	х			1	0	1	
				1	1	0	1	first partial product
			0	0	0	0		second partial product
		1	1	0	1			third partial product
product	ш	1 0	0	0	0	0	1	(65)

We could, of course, have omitted the second partial product of zeroes by simply shifting over to the left one additional place. Thus, binary multiplication can be reduced to the process of copying the multiplicand whenever the multiplier digit is 1, then shifting over one place to the left (multiply with 2) if the next multiplier digit is a 1, or shifting over one additional place for each 0 in the multiplier.

The partial products are then added to obtain the answer.

The method used in most computers is to add the partial products together as soon as they appear.

multiplicand (15) multiplier (13) 1 1 1 1 x 1 1 0 1 1 1 1 1 x 1 1 0 1 1 1 1 1 product 1 1 1 1 1 1 product 2 1 0 0 1 0 1 1 sum <u>1 1 1 1 1</u> product 3 1 1 0 0 0 0 0 1 1 final sum

Note that the answer has twice as many bits as either number. If both numbers have the same number of bits, the product will always have twice as many digits, or be of double length.

An example using this method follows:

INTEGER MULTIPLICATION



Figure V.2.1

Improvements in the Shifting Multiplier

In order to reduce the speed in the multiplication process a method of inspecting the multiplier bits in pairs is used in the NORD-50.

An example:

multiplicand multiplier

1 x	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	The multiplier is shifted 2 locations to the left. NO ADDITION Shifted 2 locations MULTIPLICAND ADDED TO THE PARTIAL PRODUCT Shifted 2 locations TWICE THE MULTIPLICAND ADDED TO THE PARTIAL PRODUCT
		is the multiplicand shifted once to the left
	11	Shifted 2 locations THREE TIMES THE MULTI- PLICAND ADDED TO THE PARTIAL PRODUCT
sum :	11 10 01 00	

If the MULTIPLIER is latched in the B-register and PARTIAL PRODUCT-REGISTER is called AC, we get these four combinations of the two least significant bits in the MULTIPLIER (PISO) register. MULTIPLIER BIT 1, 0 0 0 : $1/4(AC) \rightarrow AC$ % AC shifted 2 locations to the right 0 1 : $1/4[(AC)+(B)] \rightarrow AC$ 1 0 : $1/4[(AC)+2(B)] \rightarrow AC$ 1 1 : $1/4[(AC)+3(B)] \rightarrow AC$

3(B): Three times the multiplicand is the output of an adder with one time the multiplicand as one input, and as the other input, twice the multiplicand (the multiplicand shifted once to the left).



V-2-6

Figure V.2.2

NORD-50 INTEGER MULTIPLY (32 bits x 32 bits = 64 bits)

Cycle:

СO

B-operand (Multiplicand) BP→F→M→IB→SB (via 1523, 1511, 1512, 1523) without change clocked into the RB-register. IB0→SB23(1523.1)→RB23(1521.7) IB31→SB54(1523.4)→RB54(1521.7) KB55(1521.7) Sign.extension.

A-operand(Multiplier) AP31-2 clocked into the PISO-register on 1521. AP0,1 direct to 1526 for generating control signals ED2,3 for first operation in next cycle Cl.

0 → AC by clocking YO.

Cl Loop, 32 clock pulses (16 iterations, each handling 2 bits). The A-operand is shifted out of the SIPO (PISOQ2) two bits at a time and choose RB*0, RB*1, RB*2 or RB*3 (ED2,3) to be added to the AC-register. The output of the Yadder is shifted 2 bits to the right and clocked into the AC-register.

> The 2 least significant bits of the Y-adder Y0, Y1 (1521.1) are latched on the 1526 card (AMN1, AMN2) and shifted into the SIPO register (1522.1), two bits at a time (Q1). The SIPO is an extension to the AC-register.

C2 Correction:

If A-operand negative (A31=1):

Then the $R \cdot B$ was added one time too much, and to get the sign correct, we must subtract the $R \cdot B$.

 $1/4(AC-1\cdot RB) \longrightarrow AC$ Z = ED = 2 = ED = 0Z = YADR = SUB C2 cont. If A-operand positive: 1/4 AC-+AC

NB! Only Y-adder in use.

C3 Present result on P-lines to CPU.



MPY OVERFLOW:

Multiplying 2 integer 32 bits come up with a double precision number, 64 bits.

An overflow condition exists unless all the 32 most significant bits are equal, and equal to the most significant product bit.

The AC52-21 bits are checked for all ones or all zeroes on the OUTPUT SELECTOR cards 1522.5-1522.8. If AC20 and AC52-21 are not equal an overflow signal (OFL) G 1524 is sent to CPU.

In Test System:

Overflow-register is shown as LEAST-RESULT:

V.3 BINARY DIVISION, INTEGER

Division in any system is the inverse of multiplication.

It is the process of determining how many times one number (the divisor) can be subtracted from another number (the dividend), while still leaving a positive remainder.

The number of times this can be done is the result, or the quotient.

For example, dividing binary 110111 (55) by 101 (5). Answer 1011 (11) remainder 0.

DIVIDEND		DIVISOR		QUOTIENT
110111	:	101	=	1011
-101				
11				
0				
111				
-101				
101				
-101				
0	R	EMAINDER		

In binary division we are either able to subtract the divisor (in which case the quotient digit is 1), or we are not able to subtract the divisor (giving a quotient digit of 0).

A way of implementing this in hardware would be to latch the divisor in a register (B) and the dividend in another register, the accumulator or the AC-register. Refer to figure V.3.1

After latching the divisor and the dividend, we now subtract the B-register from the AC-register.

If the subtraction is succesful (B>AC), that is it leaves a positive remainder, a carry is generated by the subtractor.

The carry is fed to a quotient-generator, generating a 1 bit that is fed to a serial in-parallell out register (SIPO), the quotient-register.

The carry signal also selects the input to the AC-register:

If the dividend is greater than the divisor, the AC-B value is fed into the AC-register shifted one location to the left.

V-3-1

If, however, the larger number (B) is subtracted from the smaller (AC), no carry is generated (the divisor is too large).

A zero is generated in the quotient-generator and fed into the SIPO shifted one location to the left. The AC-register is fed back to itself by the carry, and shifted to the left in preparation for another trial.

At the end the AC-register holds the remainder and the result (the quotient) is in the SIPO-register.



Figure V.3.1 Division Hardware

DIVISION IN NORD-50.

INITIALIZING THE DIVISION.

THE DIVISOR:

To reduce the complexity of determing what multiple of the divisor can be subtracted from the dividend, the divisor is aligned to a normalized-position.

The most significant "1" bit in the B-operand (the divisor) is shifted left to the most significant B-register position (RB54).

In hardware this is done by using a priority encoder to look for the most significant "1" bit.

The required shift-length for the divisor is found by subtracting the output of the priority encoder "1" bit position from the most significant bit-position. The shift-length (SH4-0) is latched for later use.

The divisor is shifted left in the shift-left matrix cards 1511 and 1512, and clocked into the divisor-register (RB). The B-register is stable during the rest of the operation.

Before the subtractions take place, both operands are made positive. The B-operand (the divisor) is inverted by the 1523 card (if it is negative). This takes place before the shifting.

THE DIVIDEND:

We have to shift the dividend one place right if the divisor was shifted an odd number of places left, because as we shall see later we are handling the bits in pairs. In hardware we do this by selecting the A bit as input to the dividend register (AC).

The dividend is inverted if it is negative. This is done in the X-adder by subtracting the A-operand (dividend) from the initial zero content of the AC-register.

If it is positive the dividend is added to the zero content of the AC-register (directly through the adder). The output of the X-adder is shifted 2 places left and clocked into the AC-register.

V-3-3



Figure V.3.2 Divisor (B-Operand) and Remainder Data Flow



V-3-5

Figure V.3.3 A-Operand (Dividend) Initial Data Flow

NUMBER OF SUBTRACTIONS

The number of subtractions depends on the number of shifts of the divisor. The bits are handled in pairs, and the number of subtractions required for a division with two 32 bit operands is:

16 - (position of the most sign "1" bit) /2

or

16 - (SH4 - 0) / 2

This means that dividing goes faster with a large divisor than with a small one.

If the divisor is a small number, 1 for example then the maximum time is required to do the division. In this case, the "1" bit has to be shifted 31 places left to the most significant bit position This is the equivalent of doing a division using pencil and paper:

When dividing by 1, the quotient will be equal to the divident and there will be no remainder,

when dividing by a large number, the quotient will be small and generally will leave a remainder.

As we have mentioned before, there must be an even number of bit-positions between the decimal-points of the divisor and the dividend.

DIVISION LOOP

When doing decimal division with pencil and paper, we first make an estimate or an intelligent guess at what multiple of the divisor can be subtracted from the dividend still leaving a positive remainder.

V - 3 - 7

If our quess turns out to be wrong, we reduce the multiple by one and try again. The final multiple, with a value from 0-9, will then give us the quotient.

The NORD-50 MUL/DIV unit carries out division in the manner described above. Refer to figure

To increase the speed of this operation, bits are examined in pairs. This means that the dividend can be subtracted either 3, 2, 1 or 0 times from the divisor.

If the subtraction is successful, the quotient will be either 3, 2, 1 or 0.

If the subtraction is not successful, we reduce the multiple of the divisor by one, and reduce the estimated quotient by one.

We estimate the quotient by looking at the 2 most significant B-register bits (B54, B53) and the 3 most significant AC-register bits AC 56-54.

The estimated quotient bits ED2 and ED3 (G 1526) are used to select various multiples of the divisor register as input to the Y-adder and the X-adder. The X-adder input is always one multiple less than the Y-adder input.

In the X and Y-adder these inputs are subtracted from the AC-register (the partial remainder-register).

If the subtraction in the Y-adder is successful (YC 57 = 1,) the output of the Y-adder is selected as input to the AC-register shifted 2 places left.

If the subtraction is not a success, (YC 57 = 0) the estimate was wrong and the X-adder output is selected to the AC-register.

The quotient is generated on the 1526 card and if the estimate is ok, we use the estimate bits ED 2 and ED 3 as the quotient.

If the subtraction in the Y-adder is not successful, we reduce the estimated quotient by one.

The quotient bits are fed into the SIPO-register 2 bits at a time.



Quotient and Remainder Generation

Ĺ	DAPTIALREM	A I N D E R M	AGNITUDE (3	MOST, SIGN, AC BITS)
DIVISOR MAGNIIUUE: SB54 SB53	56,55,54 56,55,54 0 0 0	56,55,54 5 0 1 0	5,55,54 56,55,54 0 1 1 1 0 0	56,55,54 56,55,54 56,55,54 1 1 1 1
1 0 Estimate: Output Y-adder & *	ED2 = 0, ED3 = 0 AC - RB AC	ED2=1, ED3=0 AC - 2°RB AC - RB	ED2	r = 0, ED3 = 1 AC - 3 · RB AC - 2 · RB
4	Quotient Quotient first in second in to SIPO to SIPO			
Quotients if YC57 = 0 Quotients if YC57 = 1	0 0 1	- L O L		1 0
1 1 Estimate: Ouput Y-adder Ouput X-adder Quotients if YC57 = 0 Quotients if YC57 = 1	ED2 = 0, ED3 = 0 AC - RB AC 0 0 1	ED2 = 1, E AC - 2 AC - 1 1		ED2 = 0, ED3 = 1 AC - 3 · RB AC - 2 · RB 1 0 1 1 1
* If Y-adder carry (YC57) + If Y-adder carry (YC57) +	equals on esuccessfull s equals zer ounsuccessful:	ubtraction) the 1 subtraction)	n Y - AC shifted 2 pl then X - AC shifted 2	aces left. places left.

┣--ΕN I L . 0 N Ø 2 S I O I ш К DIVI AIND х Ш œ A L ARTI

۵.

B L E,

 \triangleleft

ND-05.007.01

If Y-adder carry If Y-adder carry

V-3-9

SHIFTING THE REMAINDER BACK

Because the divisor is shifted left at the start of the operation, the remainder on completion of the operation will be placed too far to the left in the AC-register.

The remainder must now be shifted to the right the number of places the divisor was shifted to the left.

Since there is no right shift register in the MUL/DIV unit we must shift the remainder left. Refer to figure V.3.2 to see how this is done.

The remainder in the AC-register is reversed and placed in the shift-left register and shifted. It is taken out and reversed again and placed in the output selector for presentation to the CPU. SIGNS

In integer divison we operate with positive operands and we have to remember the sign, and correct the sign at the end of the operation.

If dividend and divisor (A and B operand) have different signs, we have to invert the quotient.

In hardware this is done as follows:



Figure V.3.5

If the A-operand (the dividend) was negative, then the remainder (that is in fact what is left of the dividend) should also be negative.

The IB-signals from the shift-register are inverted on the output selector cards 1522.

DIVIDE INTEGER NORD-50

CO - B-operand (the divisor) BP is, if negative, inverted on the B-input 1523 card - F - M normalizing shift (shifting the most significant "1" bit left into the most significant position in the B-register RB 54). The shiftlength (SH4-0) is saved so that the remainder can be shifted back in C3. After shifting - SB, and clocked into the B-register (1521).

V - 3 - 12

A-operand (the dividend) AP, is shifted one place if SHO = 1 (odd number of shifts for the divisor) in the dividend selector (1521).

If the A-operand is negative it is inverted in the X-adder 1521 and clocked into the AC-register as $X \cdot 4$.

NB! AC is now < 4.B-register.

Cl - Loop; the number of times the loop is performed is determined by the shift-length for the divisor (B-operand) in CO. For each loop two alternative multiples of RB (divisor) are subtracted in the X and Y-adder. (The alternative in the X-adder is one multiple less then the Y-adder.

If Y is positive Y x 4 \rightarrow AC, otherwise X x 4 \rightarrow AC.

Two bits of the quotient are entered into the SIPO-register

C2 - The Remainder in AC is shifted back into its correct position (shiftlength = SH4-0) AC \rightarrow F \rightarrow M shifted \rightarrow IB, and inverted (1522) if AP<O.

The Quotient in the SIPO-register 1522 is inverted if AP \cdot BP<0.

C3 - Present result -> C -> P -> CPU

NB! In the TEST-SYSTEM, the remainder register is shown in LEAST RESULT.

v.4 FLOATING POINT MULTIPLY/DIVIDE

When multiplying two normalized floating numbers

 $(Ma \cdot 2^{Ea} \text{ and } Mb \cdot 2^{Eb})$

we multiply the mantissas and add the exponents

 $P = Ma \cdot Mb \cdot 2^{Ea} + Eb$

when dividing two normalized floating numbers we divide the mantissas and subtracts the exponents.

$$Q = Ma/Mb \cdot 2^{Ea-Eb}$$

We notice that the exponents are added/subtracted and that they need not to be aligned as in floating addition.

As the simplified block diagram figure V.4.1 and V.4.2 indicates, the floating mul/div operations can be divided into two parts. One part for adding/subtracting the exponents and one for multiplying/dividing the mantissas.





Tegn 13.4.77.PK/bw.

EXPONENT ARITHMETIC

The exponent treatment for multiply and divide is taken care of on the Exponent Arithmetic card 1524. See block diagram figure V.4.3

Both operands are entered into an operand register by the BKL-signal. The exponents are examined to see if they are zero. If all bits are zero, it is a zero number.

If either of the exponents is zero in floating multiply, the result will be zero. Zero is selected as result on the output selector 1522 (SO=0, Sl=1, S2=1 via CZRO 1524)

If the B-operand is zero in floating divide, this means division by zero, and an overflow signal is sent to the CPU.

Bit 62, the most significant bit of the exponent, the bias or offset bit is inverted to take away the bias and get a standard number.

Bit 63, the sign bits are exclusive-ored to get the sign of the floating point result.

In the Exponent Add/subtract ALU the exponents are added if floating multiply and subtracted if divide.

MULTIPLICATION

A normalized mantissa is between 1/2 and 1 and therefore always contains a 1 in the most significant mantissa bit.

If the result of the mantissa multiplication gives a number between 1/4 and 1/2, leaving a 0 in the most significant mantissa bit (AC53 = 0), the mantissa have to be shifted to the left one location (multiply by 2) and the exponent reduced by one.

In hardware a CORR signal is generated selecting an exponent reduced by one to the output selector to CPU.

DIVISION

If the result of the mantissa division gives a qoutient between 1/2 and 2 (Q53 = 0), the mantissa has to be shifted one place down (to the right) and 1 added to the exponent. In hardware the CORR signal selects an exponent incremented by one to the output selector to CPU.



EXPONENT OVERFLOW/UNDERFLOW

On the EXPONENT ARITHMETIC card 1524, bit 62 (the most significant bit of the exponent) for both operands is sign extended.

V-4-7



This gives us two 10 bit sign-extended exponents which are led into the exponent adder/subtracter ALU. (Adding for MPY, subtracting for DIV)

The two most significant bits out of the ALU (AE62 and AEXT) are checked.

These bits should be equal, otherwise we can not represent the exponent with 9 bits and it is overflow or underflow.



EQUAL ?: NO OVERFLOW, UNDERFLOW.

OVERFLOW

Exponent overflow indicates that the sum or difference of the exponents exceeds the capacity of the machine. A carry is propagated into the sign position of the floating-word.

The overflow flag is set (OFL,G 1524 to CPU via 1526) and the result will be the greatest positive or negative number representable dependent on the sign of the operands.

All bits except the sign bit are forced to one.

The output-selector signals (SO - S2) are forced to all ones, (7), selecting a l in all bits to CPU, except the sign bit.

Divide by zero will also be generate OFL.



UNDERFLOW

Exponent underflow may be the result if a small positiv number is added to a small negative number. The result can be so small that it is impossible to represent it by a NORD-50 floating word.

In this case, the underflow flag is set (UFL,G 1524) and the result is set to zero.

The output-selector signals (SO-S2) are set to 6, selecting all zeroes through the output-selector 1522 to CPU.



MANTISSA MULTIPLICATION

Multiplying the mantissas uses the same circuits as for Integer Multiply.

56 or 24 bits are multiplied, depending on whether double or single precision is required.

It is only the 54 or 22 most significant product bits that are taken care of. The least significant bits, the bits first shifted out of the Y-adder (Y0,1 or Y32,33) are connected to the SIPO as for Integer but not used.

The AC register keeps the final mantissa after multiplication. If the most significant mantissa bit (AC53) after multiplication is not a 1, the mantissa must be normalized; that is shifted one location to the left. This shifting is done on the Output-Selector card 1522 by simply selecting the AC register shifted one location left as input.



FLOATING POINT MULTIPLY (FMU) NORD-50

Cycle:

V-4-11

 $0 \longrightarrow AC (Y * 0 \longrightarrow AC)$

Exponent part AP54-63 and BP54-63 -> 1524.

- Cl 56 in double or 24 in single pres. clock-pulse on CL, 28 or 12 iterations in AC. Same as for integer multiply.
- C2 The mantissa-product which remains in the AC register is normalized if necessary, using the selector on 1522 for the mantissa and selects the reduced exponent from 1524.
- C3 Present result on P-lines to CPU.
MANTISSA DIVISION

Dividing the mantissas uses the same circuits as for Integer Divide.

The B-operand (the divisor) is latched in the RB-register.

Aligning the divisor is much more simple than in integer divide, where we looked for the most significant l bit and shifted it to the most significant RBposition (RB54).

In floating the divisor is already normalized, a 1 bit in the most significant mantissa.

The 1 bit in the mantissa is not present in the CPU or memory, but is inserted on the selector on the B-INPUT card 1523, when a floating operand is selected. (refer to figure)

56 or 24 mantissa bits are divided depending on whether double or single precision is required.

In floating divide it is only the generated qoutient that is presented back to the CPU. The remainder (whats left in the AC-register) is not sent back to the CPU.

The Q or the quotient register (located on the OUTPUT SELECTOR 1522) keeps the final mantissa after division.

If the most significant mantissa bit (Q54) after division is not a 1, the mantissa must be normalized; that is shifted one location to the right.

This is done by generating ashift pulse (SIKL G 1525) and shift the Q-register before presenting the floating quotient to the CPU.



The least significant mantissa bit is forced to a 1 in the rounding circuits on the 1526 card. In one case this is not done and that is when the result is exactly represented; when the remainder is zero.

The most significant mantissa bit (Q54) is after normalization always a 1, and is not sent to the CPU. This bit is disabled on the EXPONENT ARITHMETIC card 1524, and instead the least significant exponent bit is presented on the P54 line to CPU.

ND-05.007.01

V - 4 - 14

FLOATING POINT DIVIDE (FDV) N-50

CO - A and B-operand exponents (bit 54-63) are latched on the 1524 card.

The B-operand BP mantissa \longrightarrow SB (1523) is clocked into the RB-register (1521) 1 \longrightarrow RB54 (the hidden "1" bit in the most significant mantissa is inserted) (1523.4) 0 \longrightarrow RB55 (1521.7)

The AC-register is cleared at the leading edge at CO.

The A-operand AP mantissa is clocked into the ACregister via the X-selector and X-ALU. AP53 \longrightarrow X52 \longrightarrow AC54 1 \longrightarrow AC55 (the hidden "1" bit in most sign. mantissa) (1521.7) 0 \longrightarrow AC56 (1524)

C1 - The exponents are subtracted on the 1524 card.

56 clock pulses if double precision or 24 clock pulses if single precision gives 28 or 12 subtractions in the X and Y adder.

Each time 2 alternative multiples of the RBregister are subtracted and clocked into the ACregister if $Y \ge 0$ (YC57 = 1) : $4 \cdot Y \longrightarrow AC$ if Y < 0 (YC57 = 0) : $4 \cdot X \longrightarrow AC$

Two bits of the quotient ED3,2 or ED3,2-1 are entered into the SIPO register (Q register)

The quotient in the SIPO, Q register is shifted one location right, and an exponent reduced by one is selected on the 1524 card.

C3 - Floating exponent E55→ 62→ C→ P (1522.8) E54→ B→ FC54→ P54 (1524)

Floating quotient in SIPO $Q \rightarrow C \rightarrow P$ (1522.1 - 1522.7)

ROUNDING IN MUL/DIV UNIT.

Perfect rounding: IN N-50 ADD/SUB-UNIT.



+ carry propagation and normalization if nessecary

0

Simplified rounding: IN N-50 MUL/DIV UNIT.

We always force the last representable bit (X_0) to a l. If there was a 0 in X_0 , we add a 1 (We add one in 50% of the cases).

If X was a 1, we do nothing (We add zero in 50% of the cases).

If we take into consideration the value of bit X_{-1} we get this percentage:

25% of cases: We add 1 when we should not (one to much) $X_0 = 0$ $X_{-1} = 0$

25% of cases:
25% of cases:

$$X_0 = 1 \quad X_{-1} = 0$$

 $X_0 = 0 \quad X_{-1} = 1$

25% of cases: We did not get rounding when we should (one to little) $X_0 = 1 \therefore X_{-1} = 1$

ND-05.007.01

NOT FORCING A ONE

A one is not forced into the last bit if the result is exactly represented by the significant Bits.

 $2 \times 2 = 4$ and not 4.00001

In multiply we look at the bits shifted out, and if no "1" bit is shifted out (all bits zero), we do not force a 1-bit.

If at any time during a division the remainder becomes zero, (Detected in the X-adder 1521) we do not force a l-bit.

BIT-FORCING CIRCUITS FOR MULTIPLY



NB: FOR SINGLE-PRECISION THE "1" BIT IS FORCED INTO BIT 32 IN THE OUTPUT SELECTOR.

v.5 MUL-DIV TIMING

All the operations have the same basic timing. There are four separate cycles to run through.

CO : The time it takes for the operands to become stable.

To clock the B-operand into the B-register and the A-operand into AC (dividend in division) and SIPO (during multiplication).

Cl : The arithmetic operation takes place.

"Milling" in AC (accumulator), Repeated additions for multiply, Repeated subtractions for divide.

C2 : Correction cycle.

MPY : Subtraction to get the sign correct.
DIV : Remainder shifted back Inverting quotients if necessary.
FMU,
FDV : Normalize: add, subtract exponent and shift mantissa.

C3 : Return result to CPU.



ND-05.007.01



APPENDIX A

APPENDIX A

NORD-50 OPERATORS PANEL

The idea of the operators panel is to give additional information about NORD-50.

The DISPLAY PC push-button (lightened when pushed) display the Program Counter in blocks of 4K in the ACTIVE ADDRESS lights. When pushing DISPLAY DATA REF the data reference address will be displayed as above.

Thus:

Address 0-7777 will light bit 0 10000-17777 will light bit 1 20000-37777 will light bit 2, etc.

The indicator light in the middle field gives further information about any parity error (light in PARITY ERROR lamp to the left).

The four lamps to the right indicates in which part of the 32 bit memory word the parity error appeared.

BYTE 0 = Bits 0-7 BYTE 1 = Bits 8-45 BYTE 2 = Bits 16-23 BYTE 3 = Bits 24-31

The three next lamps indicate in what kind of reference the parity error occurred.

DATA REFERENCE
 INDIRECT REFERENCE
 INSTRUCTION READ

Light in the lower field buttons in the panel has the following meaning:

RUN: NORD-50 is running STOP: NORD-50 stopped EXTERNAL STOP: NORD-50 was stopped from NORD-10 NORD-50 was stopped by an internal STATUS BREAK: error condition SIMULATE DATA & SIMULATE INSTR: NORD-50 fetches data and instructions from NORD-10 in simulated memory mode MEMORY DEPOSIT & MEMORY EXAMINE: NORD-50 in STOP mode and NORD-50 memory locations are examined/deposited.

The operators panel is connected to the 1500 card in position B32.

APPENDIX B

APPENDIX B/I

THE NORD-50 TEST SYSTEM

The debugging and maintenance of the NORD-50 is based on the principles of having a computer test another computer.

The NORD-50 TEST SYSTEM is running in NORD-10, simulating the NORD-50 memory.

This gives us the possibility of testing the whole NORD-50 CPU regardless of the shape of the NORD-50 memory.

There is always the difficulty when running test programs that the memory has to be working before the CPU and the instruction execution can be tested.

Running the test in this way makes it possible to isolate an error almost regardless of how serious the error might be.

The error message is printed on a terminal with information about instruction failing, expected and achieved results (up to 16384 combinations of data are used to test one instruction).

Cards may easily be interchanged to observe if the error follows the card or not. The TEST SYSTEM will in fact never be destroyed by pulling cards in and out of NORD-50, since the program is located in NORD-10.

The error may be isolated by the use of an oscilloscope under the TEST SYSTEM, because the failing test is repeated with the bit combination failing until the next test or the next bit combination is wanted by the operator.

For every test the scope triggering signal and debugging hints are given in the manual.

The TEST SYSTEM responds to the following single letters commands:

- D Display further information about the current error; a short description and name of the test program, followed by the code of the instruction.
- C Continue; continues the test with the next input data.
- B Back; restarts the current test with data taken from the beginning of the input data table.
- N Next test.
- P Previous test.
- R Reset; restarts from the first program in the test table.

	APPEND	IX B/II				B.II	.1							
	EXAMPL	ES OF NQE	RD 50 I	ΈSΤ	ŞYSI	ЕМ І	RINI	CUT:						
		1000! NORD-50	TEST :	SYST	EM R	UNNI	NG							
	1	TRANSFER INPUT D OUTPUT D D TO SA C	TEST ATA O ATA O	NO+ 000 001	0 000 000	000	000	000	0	000 001	000	000	000	000
		TRANSFEF INPUT I OUTPUT I D T2 SD/TI	N TEST DATA O DATA O	N0. 000 001	2 000 000	000	000	000 000	0	000 001	000	000	000	000 000
	2	TRANSFEI INPUT OUTPUT D T7 LDR/ INSTR.	R TEST DATA 1 DATA 1 STR 0 000 (ND. 111 111)00 (4 111 111 001 (111 111 201	111 110 100	111 000 0 10	1 1	111 111 2000 (111 111 2000	111 111 000	111 111 000	111 111
	and and und are been high the been	TRANSEE	a TEST		5	6448 Mar 9368 8449	ng baga away mone nama n		aran dayad dinik		, mané ang kang pang pang pang pang	90 auto etas eun;		ANY and and and and and any pass
		INPUT D OUTPUT D	DATA 1 DATA 1	111 110	111 111	111 111	111 111	111	1	$\begin{array}{c} 1 1 1 \\ 1 1 0 \end{array}$	111 111	111 111	111 111	111 111
		T7B LDR. INSTR.	/STR 0 000 (000	001	001	100	0 01	1	111	111	111	111	
· ·	3	TRANSFE INPUT OUTPUT	R TEST DATA 1 DATA 1	NO. 111 110	5 111 111	111 111	111 111	111 111	1 1	111 110	111 111	111 111	111 111	111 111
		TRANSFE INPUT OUTPUT C	R TEST DATA 1 DATA 1	ND+ 111 110	5 111 111	111 11	1.1.1. 1.1.1.	111 111	: . 1.	111 110	111 111	111 111	. 111 . 111	110 110
		C TRANSFE INPUT OUTPUT D	R TEST DATA O DATA O	ND. 000 000	23 000 000	000	000	000	0 0	000	000	000	000	001
		T76 RTJ INSTR₊ C	0 000 -	000	010	000	100	0 00	0	000	000	000	000	
	4	TRANSFE INPUT OUTPUT D	R TEST DATA O DATA O	NO • 000 000	23 000 000	000	000 000	000 000	0 0	000 000	000 000	000		010
		IZ6 RIJ INSTR.	0 000 0	000	010	000	100	0 00	00	000	000	000	000	

13

14

FLOATING TEST NO 161 1 111 111 111 111 111 MOST OPERAND B 1 111 111 111 111 111 0 000 000 000 000 001 0 000 000 000 000 000 MOST RESULT
 DRRECT
 0
 000
 000
 000
 000
 000
 000
 000
 001

 RESULT
 0
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000</td MOST CORRECT LEAST LEAST С FLOATING TEST NO 161 0 000 000 000 000 001 MOST OPERAND A 0 000 000 000 000 000 0 000 000 000 000 001 MOST OPERAND B 0 000 000 000 000 000 0 000 000 000 000 000 0 000 000 000 000 000 001 MOST RESULT 0 000 000 000 000 001 0 000 000 000 000 000 MOST CORRECT LEAST 0 000 000 000 000 000 0 000 000 000 100 000 RESULT CORRECT 0 000 000 000 000 000 0 000 000 000 000 000 LEAST D T167 MUL С FLOATING TEST NO 161 0 000 000 000 000 010 MOST OFERAND A 0 000 000 000 000 000
 RESULT
 0
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 100
 100

 DRRECT
 0
 000
 000
 000
 000
 000
 000
 000
 100
 100

 RESULT
 0
 000
 000
 000
 000
 000
 000
 100
 000

 CORRECT
 0
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000 MOST RESULT MOST CORRECT LEAST LEAST

FLOATING TEST NO 160

 1
 111
 111
 111
 100
 0
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000</ MOST RESULT MOST CORRECT LEAST RESULT 0 000 000 000 000 000 CORRECT 0 000 000 000 000 000 LEAST D T166 DIV Ν FLOATING TEST NO 165 0 001 110 000 000 000 MOST OPERAND A 0 111 011 011 000 111 0 000 000 000 000 000 MOST OPERAND B 0 110 010 010 000 000
 0
 101
 001
 010
 111
 111
 111
 111
 111
 111
 111
 111

 0
 101
 001
 010
 000
 111
 0
 001
 110
 000
 000
 MOST RESULT 0 101 001 010 000 111 CORRECT MOST LEAST OFERAND A0 000 000 000 000 000 0 000 000 000 000 000 LEAST 0 000 000 000 000 000 CORRECT 0 000 000 000 000 000 LEAST n T173 RDFD INSTR. 0 110 100 110 000 001 0 011 010 001 010 010

 FLOATING TEST NO 164

 MOST OPERAND A 0 100 000 001 000 000
 0 000 000 000 000 000 000

 MOST OPERAND B 0 100 111 111 000 111
 0 001 110 001 110 001

 MOST RESULT 0 100 101 111 000 111
 0 001 110 001 110 001

 MOST CORRECT 0 100 111 111 000 111
 0 001 110 001 110 001

 LEAST OPERAND B0 000 000 000 000 000
 0 000 000 000 000 000

 LEAST OPERAND B0 000 000 000 000 000
 0 000 000 000 000 000

 LEAST OPERAND B0 000 000 000 000 000
 0 000 000 000 000 000

 LEAST RESULT 0 000 000 000 000 000 000
 0 000 000 000 000 000

 LEAST CORRECT 0 000 000 000 000 000
 0 000 000 000 000 000

 LEAST CORRECT 0 000 000 000 000 000
 0 000 000 000 000 000

 D
 1172 RMFD

 INSTR. 0 110 100 100 000 001
 0 011 010 001 010

ALL AVAILABLE TESTS COMPLETED

17

15

16

BIII.1

APPENDIX B/III

NORD 50 TEST PROGRAMS PRINT OUT:

WN-50 % INSTRUCTION TEST NORD-50 MONITOR - E *LOAD ITEST NEW RUN DATA? (O OR 1): NO FILE OPENED WITH THIS NUMBER *** I/0-ERROP 0000124 AT ADDRESS 0015221 FILE 0000007 NOT OPENED FOR SEQUENTIAL READ *** JOH ABORTED *** - *** END *** - AT: 000015 -*OPEN TERM 7 V *LOAD ITEST NEW RUN DATA? (O OR 1): 1 LOOP ON ERROR? (O OR 1): 0 NO. OF BITS PER GROUP (<14): 13 EXPECTED TIME PER RUN IS 46970.461 SEC. NO. OF BUNS : 100 TIME NEEDED AFTER DATA READY IS 4697047.000 SEC. NEW RUN DATA? (O OP 1):

- EXTERIAL STOP - AT: 004330 - % MUL/DIV FLOATING *LOAD FTEST TEST NEW RUN DATA? (TYPE 0 OR 1) 1 LOOP ON ERROR? (O OP 1): 0 TOLERABLE MULTIPLY ERROR : 0 TOLERABLE DIVIDE ERROR (>0): 1 NO. OF HITS PER GROUP (<11): 10 EXPECTED TIME PER RUN IS 69333.359 SEC. NO. OF RUNS : 100 TIME NEEDED AFTER DATA READY IS 693335.000 SEC NEW RUN DATA? (TYPE 0 OR 1)

- EXTERNAL STOP - AT: 004330 - % MUL/DIV DOUBLE-*LOAD DETEST FLOATING TEST NEW RUN DATA? (TYPE 0 OR 1) 1 LOOP ON ERROR? (0 OR 1): 0 TOLERABLE MULTIPLY ERROR : 0 TOLERABLE DIVIDE ERROR (>0): 1 NO. OF BITS PER GROUP (<11): 10 EXPECTED TIME PER RUN IS 69333.359 SEC. NO. OF RUNS : 100 TIME NEEDED AFTER DATA READY IS 693335.000 SEC NEW RUN DATA? (TYPE 0 OR 1)

***PL TMEM** *B-C 200000,,AP % MEMORY TEST **XRUN** THIS IS YOUR N-50 MOS MEMORY TEST PROGRAM THE PROGRAM OCCUPIES LOCATIONS: 0000000 TO 0001227 LOWER TEST ADDRESS(OCTAL): 1230 UPPER TEST ADDRESS(OCTAL): 177777 SPECIFY TESTS TO BE RUN BY OCTAL NUMBERS TERM. BY CR.STOPS WHEN O IS TYPED 77 MEANS ALL TESTS 77 WANT TESTS TO LOOP? O:NO 1:YES 1 ERRORS WILL BE REPORTED IN THE FOLLOWING FORMAT TEST1,2,3&4: <FAILING ADDR.>,<FOUND DATA>,<EXF.DATA>,<TEST NO: TEST5: <WALK PATT, ADDR.>, <SAME AS ABOVE>, <READ/WRITE> TEST PATTERN 25252525252 IS FINISHED TEST PATTERN 12525252525 IS FINISHED TEST PATTERN 3777777777 IS FINISHED TEST PATTERN 0000000000 IS FINISHED - STOP 0 - AT: 000415 -

		- 	% INSTRUCTION EXECUTE TIMES	
*PL BM2		1		
*OPEN TERM 5 (A 7 DENCE		*PL SEK	
*RUN	6 DENCE	I-MARK ASEA	*B=C >>N	
BENCHMARK 2			*RUN	
0.83349	94	28	LDR 1.57	
-0.00000	94	30	STR 1.61	
0,88696	94	28	ADD 1.57	
0.00001	94	30	LDF 2.42	
0,90586	96	28	STF 2.37	
0,99673	94	30	FAD 1.83	
1,00355	96	28	FADD 2.53	Sec.
1,00066	94	30	RAF 0.82	
0,99674	94	28	RAFD 0.82	
0.99242	94	28	FMU 4.53	
0.98764	94	χή I	RMF 3.51	
0,98247	96	28 1	RMFD 6.63	
0,97663	94	30	FDV 4.53	
0.97021	94	20 1	FDVD 8.36	
0.96303	94	χ <u>ο</u> Ι	RDF 3.51	
0.95532	94	20	RAD 0.72	
0,94699	9A	20 1	ADDA 0.72	
0.93818	QΛ		MPY 5-45	
0.00000	0 /	20	DIV 2.51	
0.91944	0 /	20 1	ADM 2-33	
V ♦ V I. V ₩O	7 * 1	30 I	SLR 0.81	
	~~~		SLRD 0.81	
IOTHE FILE(0)1	.007	2640 I	JFM- 0.72	
		l	EXC' 1.26	
			EXC [®] 2.15	
*CPU	- MI + UO	0070 - I	JFM+ 1.40	14. ₁₉₉₀ 97
CPU-TIME USED	IN SECOND	S: 25.28	- *** LND ***	•
жм	ND-05.007	.01		

1

APPENDIX C/I

#### NORD-50 NORD-10 INSTRUCTIONS INSTRUCTIONS

### DATA TRANSFER INSTRUCTIONS

MOVING DATA FROM ONE LOCATION TO ANOTHER IN THE COMPUTER SYSTEM

Memory	Register Block		
Ea = D, (I	3), (X) and I	Ea = D +	(B) + (X) and I
LDA LDT LDX LDD LDF LRB LBYT	Load A reg. with (Ea) Load T reg. with (Ea) Load X reg. with (Ea) Load A and D reg. with (FEa) Load T, A and D reg. with (FEa) (Ea + 2) Load register block Load byte	LDR LDD	Load R with (Ea) Load FD with (FEa)
STZ STA STT STX STD STF STB SBYT	Store zero in Ea Store A reg. Store T reg. Store X reg. Store A and D reg. Store A, D and T reg. Store Register block Store byte	STR O, STR R, STD	Store zero in Ea Store (R) in Ea Store (FD) in <b>(FEa)</b>
Register	🖛 Register Transfer		
COPY SWAP TRA TRR	SR $\longrightarrow$ DR SR $\checkmark$ DR EXT reg. $\longrightarrow$ A A $\longrightarrow$ EXT reg. Data to-from I/O	RIN ROUT	(Overflow or Remainder reg.) → R (R) → Overflow or remainder reg.
IDENT	device buffer reg. Ident code — A reg.		
Register	<i>∝∞ Memory Exchange</i>	XMR	Exchange (Ea) and (R)
FEa = Ea SR = So	a, Ea + 1 urce Register	·	

DR = Destination Register

Ea = Effective or calculated address

## ARITHMETIC/LOGIC INSTRUCTIONS

## MODIFY THE CONTENT OF A REGISTER OR MEMORY WITH AN ARITHMETIC OR LOGIC OPERATION

Memory	Register Block			
ADD SUB AND	Add (Ea) to (A) Subtract (Ea) from (A) AND (Ea) to (A)	ADD SUB AND	Add (Ea) to (R) Subtract (Ea) from (R) AND (Ea) to (R)	
ORA MPY	OR (Ea) to (A) Multiply (Ea) by (A)	MPY DIV	Multiply (Ea) by (R) Divide (Ea) by (R)	
FAD FSB FMU FDV	Floating Add (FEa + FR) Floating Subtract Floating Multiply Floating Divide	FAD FSB FMU FDV	Floating Add (Ea) to (F) Floating Subtract Floating Multiply Floating Divide	ŀS.
		FADD FSBD FMUD FDVD	Floating Add (FEa + FD) Floating Subtract Floating Multiply Floating Divide	res. —
Register	Block ——> Memory			
		ADM	Add (R) to (Ea)	
Register	Register Operation			
RADD RSUB RMPY RDIV	Register Add Register Subtract Register Multiply Register Divide	RAD RSB RMU RDV	Register Add Register Subtract Register Multiply Register Divide	
		RAF RSF RMF RDF	Floating Register Add Floating Register Subtract Floating Register Multiply Floating Register Divide	
		RAFD RSFD RMFD RDFD	Double prec. Floating Reg. Add Double prec. Floating Reg. Subtract Double prec. Floating Reg. Multiply Double prec. Floating Reg. Divide	

FR = NORD-10 Floating Register: T, A and D.

## ARITHMETIC/LOGIC INSTRUCTIONS

	1		
RAND	Register AND	RND RNDA	Register AND Register AND, use complement of (SRA)
REXO	Register exclusive OR	RNDB RXO RXOA	Register AND, use complement of (SRB) Register exclusive OR Register exclusive OR, use complement
		RXOB	Register exclusive OR, use complement of (SRB)
RORA	Register OR	ROR RORA RORB SZR	Register OR Register OR, use complement of (SRA) Register OR, use complement of (SRB) Set Register zero
Argumen	t Instructions		
AAA AAX AAT AAB	Add Argument to A reg. Add Argument to X reg. Add Argument to T reg. Add Argument to B reg.	ADDA	Add Argument to (R)
		ADCA XORA ANDA ORA	Add complement of argument to (R) Exclusive OR AND OR

## CI.4

## DATA MANIPULATION INSTRUCTIONS

Shift Instr	ructions				
SHT SHD	Shift T register Shift D register	SHIFT ( <b>R); Rot, Arithmetical, Right, Left</b> SLR, SRR, SLA, SRA			
SAD	Shift A register Shift A and D register Rot, Arithmetical, Zero Input, Right, Left	SHIFT DO Right, Lef SLRD, SF	DUBLE REGISTER; Rot, Arithmetical, it RD, SLAD, SRAD		
Bit Instru	ctions				
BSET	One, Zero, BCM, Bit no. DR	BSET	One Zero, BCM, Bit no. R		
Argumen	t Instructions				
SAA SAX SAT	Argument Instructions AA Set argument to A reg. AX Set argument to X reg. AT Set argument to T reg. AB Set argument to B reg.	SETA	Set argument to R		
SAD	Set argument to b reg.	SECA	Set complement of argument to R		
Convert P	Floating Instructions				
DNZ	Convert floating to integer	FIX FIR FIXD FIRD	Convert floating to integer Convert floating to rounded integer Convert double pres. floating to integer Convert double pres. floating to rounded integer		
NLZ	Convert integer to floating	FLO FLOD	Convert integer to floating Convert integer to floating double		

MIN Instructions: Increment memory cell, ship if zero.

1

MIN Ea	MIN Ea	ł
	1	

ND-05.007.01

### SEQUENCING INSTRUCTIONS

## INSTRUCTION TRANSFERRING PROGRAM EXECUTION FROM CURRENT LOCATION TO SOME OTHER LOCATION IN MEMORY

.

JPL	Return Jump P + 1> L	RTJ R, Ea	Save P + 1> R
JMP	Non-Return Jump	RTJ O, Ea	No save Jump to Ea
Conditio	nal Jump		
JAP JAN JAZ JAF JXN JXZ	Jump if (A) $> 0$ Jump if (A) $< 0$ Jump if (A) $= 0$ Jump if (A) $\neq 0$ Jump if (X) $< 0$ Jump if (X) $= 0$	JRP JRN JRZ JRF	Jump if (R) $\geq$ 0 Jump if (R) < 0 Jump if (R) = 0 Jump if (R) $\neq$ 0
Add and	Conditional Jump		
JPC	Add 1 to X and jump if $(X) \ge 0$	JPM	Add (M) to R and jump if $(R) \ge 0$
JNC	Add 1 to X and jump if $(X) < 0$	JNM	Add (M) to R and jump if (R) $< 0$
		JZM JFM	Add (M) to R and jump if (R) = 0 Add (M) to R and jump if (R) $\neq 0$

Skip Instructions (skip next instruction if specified condition is true)

ł

SKIP IF: (SR) ≥, <, =, ≠, (DR)	SKIP IF	(R);
BSKP (BIT SKIP) if specified bit equals zero, one, DR	BSZ BSO	Bit skip on zero Bit skip on one
	Add/Sub $\geqslant 0, < 0,$	stract Register and skip if result: = $0, \neq 0$ .
	Add/Sub result: ≥	tract Floating Register and skip if $0, < 0, = 0, \neq 0.$
	Add/Sub skip if re	tract Double precision register and sult: $\geqslant 0, < 0, = 0, \neq 0$ .

CI.6

١

### Execute Instructions

EXR (SR) Execute (source register) as an instruction	EXC 0, Ea EXC 1, R	Execute (Ea) as an instruction Execute Ea as an instruction Ea = (X) + (B) + D
------------------------------------------------------------	-----------------------	--------------------------------------------------------------------------------------

### SYSTEM CONTROL INSTRUCTIONS

ION IOF PON POF WAIT	Interrupt system ON Interrupt system OFF Paging system ON Paging system OFF STOP Give up priority if interrupt system is on	STOP	Stop N- <b>50</b>	
	meenupt system is on	1 ·		

60 FTN COM	PILER	ava.	20 A 30 L 40 I 50 M E E	2 =J*K =L+1 =I-L ND OF	00 *(K-1)	
177777 177777 177777	<b>14</b> 000	00001040000	MA ENTI RT.I	IN R. Na.	AAAA.	Ģ
0	·	الما المراجعة (A. المراجع التراجي) الم	8VB	AS		
0 1 2	Ē	0000000000000 243000000000 24040010000	STOP SETA SETA	00, 06, 01,	$   \begin{array}{cccc}     00 & 00 \\     00000 \\     10000   \end{array} $	)
3	กับเก	24100020000 24140030000	SETA	02, 03,	20000 30000	
.J=1						
56	2	245000000001 00267120007	SETA Str	12, 12,	00001 0007,	05,
K=5						
7 1 0	ЭĞ	24540000002 00267130010	SETA STR	13, 13,	00002 0010,	05,
L=J&K					8	
11 12	D) (L)	14100121213 00267120011	RMU STR	12, 12,	12, 1: 0011,	3 Qź,

24500400144

00267120012

24540600001

00270130011

14040121213

00267120013

000010000000

0000000000000

00000000000000

00000000000000

00000000000000

0000000000000

0000000000000

0000000000000

0000000000000

00000000000000

00000000000000

Ũ

### - NORD 50 FT SOBLIST \$COM 1,1.0

K=5

I = L + 100

END

13

14

15

1617

20

21

21

22

22

22

23

24

25

26

27

30

30

31

32

33

34

35

36

37

37

EDF

 $M=I-L \otimes (k-1)$ 

2

2

5

3

2

2

Э

Ξ

4

谋 2

2

2

2

2

2

З

Ξ

N N N N N

2

1

ŕ.

10 J=1 00 V=0

12, 00144

13,

13,

12,

RTJ 00, 0000,

12, 0012, 05,

00001

12, 13 12, 0013, 05,

0011, 05,

ş

ADDA

ADCA

MPY

 $\mathbb{RSB}$ 

STR

LEAY.

SABAS SABAS

SABAS

STR

FORTRAN PROGRAM NORD 50

Ε

USER BREAK AT 11216 ND-05.007.01

?ø

APPI	SNDIX C/I	ΤŢ				10 1=1
FOR: @FTN	IRAN PROG	RAM NORD	10			$\begin{array}{c} 10 & 6 = 1 \\ 20 & K = 2 \\ 30 & L = J * K \\ 40 & L = L + 100 \end{array}$
NORD F SOBLIS	TN-1639C T					50 M = I - L * (K - 1) END
SCLC					*M TO(	(0)
\$COM F	OLA, TEMI	• 0			*1,1 "FC	JLA"
		1	17			
		1	32 17		MAIN	
		1	1	135002	JPL I * 002	
		2	1	0	ST7 * 000	
		3	20		BRTEN	
		4	16		LABL IU	
1	1	10 0=1	1	170401	SAA 001	
		5	Î	4615	STA .B - 163	
		6	16		LABEL 20	
(	6	50 K=5			« ^ ^ 0 0 O	
		6 7	1	170402	SAA UUZ STA .B - 162	
		10	16	4010	LABEL 30	
1 (	0	30 L=J*:	<			
		10	1	44616	LDA , B - 162	
		11	1	120615	MPY , B = 163	
		13	16	4017	LABEL 40	
1	3	40 I=L+	100			
		13	1	170544	SAA 144	
		14	1	60617	$ADD \cdot B - 161$	
		15	1	4620	$\frac{51A + B - 100}{LABFL = 50}$	
		16	10	44616	LDA , B - 162	
		17	. 1	172777	AAA - 001	, ,
1	6	50 M=I-	L*(K-1)			ť
		20	1	120617	(1PY)B = 161	
		21	1	4621	LDA = B = 160	
		23	1	64621	SUB , B - 157	
		24	1	4622	STA , B - 156	
2	5	END				
		25	1	135001	STEAN	
		20	7	227	2	
		27	1 1	23		
		52	7	52	31	
		52	21			
	l	LOCAL I	ENTIFIE	25	agu gu an an na na	
IN	TEGEP VA	TABLE	J	43		
	TEGED VAL	PIABLE	N. L	44		
I.	ITEGER VAL	PIABLE	I	46		
IN	TEGER VA	PIABLE	М	50		
		TOTAL LOC	CAL DATA	SPACE	6 (OCTAL)	
		COMMON II	DENTIFIE	RS	adap vari our ana ada	
ыс	DN E					
		FYTEDNAL	REFEDEN	CFS		
 .)[	DNE		1977 F. E. S. E.W.	C C C		
			1	53		
	1	EOF	ND	-05.007.0	)1	

×

## * SEND US YOUR COMMENTS!!! * * * *



Are you frustrated because of unclear information in this manual? Do you have trouble finding things? Why don't you join the Reader's Club and send us a note? You will receive a membership card - and an answer to your comments.

Please let us know if you

- * find errors
- * cannot understand information
- * cannot find information
- * find needless information

Do you think we could improve the manual by rearranging the contents? You could also tell us if you like the manual!!

.

# * * * * HELP YOURSELF BY HELPING US!! * * * * *

Manual name: NORD - 50 Functional Description Manual number: ND-05.007.01

What problems do you have? (use extra pages if needed)

Do you have suggestions for improving this manual?

Your name: Company:	 Date: Position:	

What are you using this manual for?

Send to: Norsk Data A.S. Documentation Department P.O. Box 4, Lindeberg Gård Oslo 10, Norway

Norsk Data's answer will be found on reverse side

Answer	from N	lors	k Data	
--------	--------	------	--------	--

Answered by _____

-

_____ Date __

I I

I

I I I

Norsk Data A.S. Documentation Department P.O. Box 4, Lindeberg Gård Oslo 10, Norway

- we make bits for the future

NORSK DATA A.S BOX 4 LINDEBERG GARD OSLO 10 NORWAY PHONE: 30 90 30 TELEX: 18661