



NORSK DATA A.S

C O N T E N T S N D - 5 0 0

1. CONFIGURATION / CARD ASSEMBLY
2. PRODUCT INFORMATION
3. FUNCTIONAL DESCRIPTION
4. DETAILED DESCRIPTION
5. LOGICAL DIAGRAMS
6. PLUG AND WIRING LISTS
7. MULTIPORT MEMORY
8. OPERATOR PANEL
9. POWER SYSTEM / POWER FAIL

COMPUTER CONFIGURATION

ND-500

NORSK DATA A.S

S/N	PROJECT NO.	ISSUED BY	DATO	CUSTOMER

POWER SUPPLIES		PRODUCER	TYPE	VOLTAGE	SERIAL NO.	REMARKS
	CPU-RACK L	E M I	ESP 27I/2	+5V		
	" " R	E M I	ESP 27I/2	+5V		
	MEMORY	E M I	ESP 27I/2	+5V		
	MEMORY STB	TORE SEEM	S 6005	+5V/+12V		
	CONTR. PANL	E M I	EMP 325			
	POWER PANEL					

MEMORY	CACHE-MEM.		BIG MPM	
	MEM. MAN.		BANK X	BANK Y
	CACHE	YES		
	SIZE/BIT AT			
	TYPE			
	MODUL SIZE			
	ECC			

CABINET	CABINET TYPE		
	NUMBER OF CARD RACKS		
	NUMBER OF FREE N - 5 00 SLOTS		
	NUMBER OF FREE MPM - SLOTS		
	NUMBER OF MPM-PORTS IN USE		
	ND 500 OP. PANEL	YES	
		YES NO	
	PLUG PANEL		

POWER DISTRIBUTION 322763



MODULE LOCATION

1

2

3


4



SLOT NO	N-500 CARD ASSEMBLY		
	CARD NAME	PRINT NO	ECO LEVEL
1	CACHE INB 3	5007.4	
2	CACHE INB 2	5007.3	
3	CACHE INB 1	5007.2	
4	CACHE INB 0	5007.1	
5	CACHE CONTROL INSTB.	5017	
6	CACHE DATB 3	5007.4	
7	CACHE DATB 2	5007.3	
8	CACHE DATB 1	5007.2	
9	CACHE DATB 0	5007.1	
10	CACHE CONTROL DAT.B.	5017	
11	MEM. MAN. INSTR. (ADDR.DRIVER)	5005 (5013)	
12	MEM. MAN. DATA (ADDR.DRIVER)	5005 (5013)	
13	CONTROL II	5015	
14	PREFETCH	5018	
15	CONTROL I	5012	
16	TRAP	5019	
17	CONTROL STORE	5020	
18	SEQUENCER	5004	
19	CPU-SLICE	5001.4	
20	CPU-SLICE	5001.3	
21	CPU-SLICE	5001.2	
22	CPU-SLICE	5001.1	
23	ARITH. 1	5008	
24	ARITH. 2	5009	
25	ARITH. 3	5011	
26	ARITH. 4	5014	
27	SPARE		


BMPM SWITCH SETTING

BMPM in N100 Cabinet



CHANNEL	A	NOT IN USE
— " —	B	N 100
— " —	C	N 500 INSTR.
— " —	D	N 500 DATA


BMPM in N500 Cabinet



Multiport Racks seen from back side of cabinet.


BMPM SWITCH SETTING


BMPM IN MULTIPOINT CABINET
FRONT SIDE




CHANNEL	A	NOT IN USE
"	B	N 100
"	C	N 500 INSTR.
"	D	N 500 DATA

BMPM IN MULTIPOINT CABINET
BACK SIDE





COMPUTER SYSTEMS



BASIC ND-500 COMPUTER SYSTEM

ND 060 ND-500 Central Processing Unit

INTRODUCTION

The ND-500 is the new top-of-the-line computer system offered by NORSK DATA.

The 32 bit architecture accommodates very large program sizes. The ND-500 has an advanced high-capacity CACHE memory, efficient instruction repertoire, pre-fetching of data and instructions and high-speed floating point hardware, resulting in a powerful, compact computer module that uses the latest technology available.

The dual computer system consists of an ND-500 CPU, executing large timeconsuming user programs, integrated with an ND-100/CE minicomputer which runs the multi-mode, multi-user SINTRAN III/VSE-500 Operating System, and performs all input/output handling, job-scheduling and resource-allocations, leaving the ND-500 CPU free to run the user programs with a minimum of system overhead.

Up to 30 users can access the system in Real-Time, Time-Sharing and Batch mode, and share up to 32 Mbytes of fast MOS memory and 2300 Mbytes of disk storage, and a variety of other peripherals.

FEATURES

- **High Execution Speed.**
The basic time of 200 ns executes the majority of the ND-500's machine instructions, providing a formidable processing power. Several ND-500 processors, with 32/64 bit floating point multiply/divide hardware, can act as a multiprocessor system supervised by an ND-100/CE.

- **Advanced Instruction Repertoire.**
Instructions are byte-oriented and tailored for high level program execution efficiency, such as FORTRAN «DO-loop», COBOL string-handling and decimal arithmetic instructions.
- **Accuracy.**
The hardware arithmetic provides 32 bit single precision floating point operations with 23 bit mantissa and 9 bit exponent, for double precision 64 bit operations the values are 55 and 9 bit respectively.
- **Large Program Size.**
The 32 bit, byte oriented addressing mode permits execution of programs with up to 4 giga bytes logical address space and another 4 gigabytes of data.
- **Multiprogramming Capabilities.**
Through the use of an efficient virtual memory management system, the ND-500 CPU can be shared by many user programs. Context switching routines are implemented in the microcode.
- **CACHE Memory** employs a prefetch mechanism from main memory. Each access to memory will be up to 16 bytes wide thus eliminating the usual memory bandwidth bottleneck. There are two independent but identical CACHE systems, one for instructions and one for data. The CACHE can be partitioned and each partition can be used either as CACHE memory or as a high speed local memory.
- **Multiport Memory.**
The main memory is of the multiport type, allowing sharing and direct access for ND-500, ND-100/CE and DMA transfer devices such as disk memories and high performance communication links (HDLC). Maximum memory size is 32 Mbytes of physical memory.
- **Writable Control Store (WCS).**
In addition to the fixed instructions of the repertoire, a writeable control store allows future addition of new instructions.
- **Operating system is SINTRAN III/VSE-500.**
The ND-100/CE CPU of the ND-500 processing system will run the operating system and handle the input/output system, file system, supervisor functions and job scheduling for the ND-500 CPU, leaving it free to run user jobs.

PRODUCT DESCRIPTION

Configurations

The Basic ND-500 Computer System is an integration of the ND-100/CE CPU and its associated I/O devices and interfaces, a ND-500 CPU, and a Multiport Memory System.

All memory is shared between the ND-500, the ND-100/CE and I/O devices to allow for easy access and control by all components in the system. The SINTRAN III/VSE Operating System including the ND-500 MONITOR resides in the ND-100/CE's private memory for increased protection and simultaneous access.

The CACHE memory of the ND-500 can contain 32 Kbytes, 64 Kbytes or 128 Kbytes, evenly divided for instructions and data.

The **Multiport Memory System** can be established with two or four-bank memory racks, using 1, 2 or 4 racks together providing space for maximum 32 Mbytes. Depending on the number of memory banks used, a 2 to 8 ways interleaved memory access increases the throughput of the memory system.

The Multiport Memory System provides several independent dataways to the memory, where the ND-500 uses two ports, the ND-100/CE uses one port and the remaining port(s) is (are) used for direct transfer of data (DMA) for disks and magnetic tapes.

The physical memory can range from 512 Kbytes of high-speed MOS memory with Error Checking and Correction (ECC), up to 32 Mbytes with the necessary memory racks installed.

Disk Storage ranges from 30 Mbytes to 288 Mbytes removable disk packs to a total of 2300 Mbytes, and a variety of peripherals, magnetic tapes and floppy diskettes can be attached.

This basic system can then be further expanded by additional ND-500 CPU's for increased computational capacity.

THE ND-500 CPU

Registers

The ND-500 CPU has a set of special purpose and general purpose registers accessible by the programmer as well as a «scratch-pad» register file accessible by the microprogram only.

The user accessible registers are as follows:

P-register (program counter) 32 bits
holds the logical address

L-register (link register) 32 bits
used for subroutine returns and linking

B-register (base register) 32 bits
used for local addressing

R-register (record-base register) 32 bits
also used for addressing of records (refer to section on addressing modes)

The **R1, R2, R3 and R4 General Purpose Registers** are 32 bit registers used for index registers while addressing or as general purpose registers for data manipulations.

The **D1, D2, D3 and D4 Accumulators** are 64 bit registers used for floating point arithmetic.

The registers are addressed by the microprogram as eight 32 bit registers A1, A2, A3, A4, E1, E2, E3, E4.

ST	Status register (64 bits)
OTE	Own Trap Enable register (64 bits)
CTE	Child Trap Enable
MTE	Mother Trap Enable
TEMM	Trap Enable Modification Mask
TOS	«Top-Of-Stack» register (32 bits)
LL	Low Limit trap (32 bits)
HL	High Limit trap (32 bits)
THA	Trap Handler Address register (32 bits)

Control Store

This memory unit contains the microcode for execution of the machine level instructions. The control-store word is exceptionally wide and wraps the majority of instructions into one microcycle only.

The standard instruction set, as well as special routines for memory management context switching and communication with the ND-100/CE supervisor, are implemented in approximately 72 Kbytes.

Prefetch Processor

This processor handles the pre-decoding and assembling of machine level instructions in the pipeline, as well as initiations of data fetch cycles for memory reference instructions.

The prefetch processor will always keep the instruction and data pipelines full to ensure minimum idle time for the microprocessor hence maximum execution speed.

Arithmetic Logic Unit (ALU)

The Arithmetic Logic Unit is the heart of the microprocessor and will do specified operations on the data of specified registers.


Floating Point Hardware

This is a set of specialized hardware controlled by the microprocessor in the ND-500. This unit will perform all floating point arithmetic as well as Integer Multiply, Shift and Divide, at hardware speeds.

This hardware contains accumulators for temporary storage of results and can be used effectively for combined operations, such as multiplication of many elements etc.

Trap System

There is a set of conditions that can be specified in the Trap Register where the program in the ND-500 can be forced to branch to certain places in memory. These traps are conditions such as: overflow on arithmetic, underflow, page fault in memory management, trap on branch (trace), always trap (to single step and trace a program) and others. There are a total of 33 traps that can be specified for program control at run-time.



ND-500 CPU BLOCK

ND-100/CE — ND-500 Communication

All or part of the memory can be shared between the ND-500 CPU, the ND-100/CE CPU and the associated I/O devices. This allows for easy access and control by all components of the system.

The communication between the ND-100/CE and the ND-500 is set up as a mailbox and DMA transfer system. The mailbox contains 3 registers:

- Control register:
For ND-100/CE to give ND-500 a command.
- Status register:
For ND-500 to give ND-100/CE a command.
- Address register:
A pointer to where in the ND-100/CE memory chains of instruction or data will be found, or where the ND-500 can store extended status information.

The status information returned to ND-100/CE reports that a job is finished, the reason for ND-500 termination and type of possible ND-500 malfunctions.

The ND-500 microprogram initiates and controls the DMA access channel to ND-100/CE memory. The communication channel is also used extensively for diagnostic and test program information. The ND-100/CE is used as a diagnostic vehicle for the ND-500.

Memory Management System (MMS)

There are two separate but identical Memory Management Systems in the ND-500, one for instructions and one for data.

The MMS maps the 32 bit logical byte address into a 25 bit physical byte address used when addressing main memory. The system acts as a protect mechanism for sections of memory that can be read-only, system data etc.

The 4 gigabyte address space is divided into 32 segments, with a paging substructure for dynamic allocation of physical memory. Memory protection is performed on the segment level. The Memory Management System also extends the logical address range to 2^{40} bytes, by allowing each process (or user) to access a maximum of 256 domains, each of 4 gigabytes.

To convert the logical address to physical address, a multi-level table look-up procedure is used. In order to speed up this procedure, a copy of the most recently used address conversions are kept in a separate buffer memory.

The access to CACHE memory for data or instructions and the access to the address translation buffer are done simultaneously. If the CACHE does not contain the desired address conversion, the multiple table look-up procedure is performed by the ND-500 microprogram.

CACHE

The CACHE memory consist of two identical systems, one for instructions, and one for data.

The CACHE word can be 32, 64 or 128 data bits wide and is 4 Kwords deep. In addition to the bits of the data word, certain control bits in each word are used by the CACHE system to identify the information stored.

The width of the CACHE word is equal to the width of the channel to main memory.

The CACHE is addressed by the logical address from the CPU and is byte addressable.

The maximum CACHE size is 64 Kbytes for instructions and 64 Kbytes for data, giving a total of 128 Kbytes.

DATA FORMATS

The basic unit for addressing is one byte of 8 bits. The data formats are bit, byte, half word, word, single precision floating point and double precision floating point.

Bit




The least significant bit in a byte may be accessed by instructions. Bit arrays may be accessed using post indexing or descriptor addressing.

Byte



A byte is 8 bits and can be used as an unsigned number with the range 0 to 2^8-1 or as a two's complement number with the range -2^7 to 2^7-1 .

Half Word



A half word is 2 bytes or 16 bits and can be used as an unsigned number with the range 0 to $2^{16}-1$ or as a two's complement number with the range -2^{15} to $2^{15}-1$.

Word



A word is 32 bits or 4 bytes and can be used as an unsigned number with the range 0 to $2^{32}-1$ or as a two's complement number with the range -2^{31} to $2^{31}-1$.

Single Precision Floating Point

A floating point number is represented by a mantissa of $22 + 1^*$ bits, an exponent of 9 bits with the bias 400, and a sign bit.



The range is 10^{-76} to 10^{76} . Zero is represented as all zeros. The accuracy is approximately 7 digits.

Double Precision Floating Point

A double precision floating point number is represented by a mantissa of $54 + 1^*$ bits, an exponent of 9 bits with the bias 400_8 and a sign bit.

63	62	54	53	0
±	Exponent			Mantissa

The range is 10^{-76} to 10^{76} . Zero is represented as all bits zero. The accuracy is approximately 16 digits.

- * The extra bit in the mantissa is the most significant bit and is set to one unless all bits in the exponent are zero. The bit is used in the arithmetic and is removed in the result.

Packed Decimal

Two BCD-digits per byte, sign in lowest half of right-most byte, from 1 to 16 bytes (31 digit plus sign) in length.

7	4	3	0

7	4	3	0
		+	

ND-500 REGISTER BLOCK

31	0
P	Program counter
L	Link (subroutine return address)
B	Local variable Base
R	Record base

31	0
I1	Integer or Index registers
I2	
I3	
I4	

The In accumulators are named BIn, BYn, Hn, and Wn when used for BIt, BYte, Halfword, or Word operations. (n = 1, 2, 3, 4).

63	0
A1	E1
A2	E2
A3	E3
A4	E4

Floating point
and Extension registers
A = E = 32 bits
D = A + E = 64 bits

The An accumulators are named Fn when used as single precision floating point registers. The (An, En) double registers are named Dn when used as double precision floating point registers.

63	0
ST	Status register
OTE	Own Trap Enable register
MTE	Mother Trap Enable register
CTE	Child Trap Enable register
TEMM	Trap Enable Modification Mask

31	0
TOS	Top Of Stack register
LL	Low Limit trap register
HL	High Limit trap register
THA	Trap Handler Address register

INSTRUCTIONS

The ND-500 instruction repertoire is highly symmetric in the sense that all addressing modes may be used with all instructions and that all instruction exists for all the data types it is useful for operating on. The instruction repertoire is designed for easy construction of high level language compilers which produce reliable and compact code. Even though the ND-500 is a 32 bit computer, it will use more compact code than most 16 bit computers.

The instruction repertoire includes all types of arithmetic on 8, 16 and 32 bit binary data, single- and double-precision floating point, packed decimal (BCD) as well as conditional and unconditional branching, shift and bit handling, and a variety of powerful string manipulation on byte arrays and other data types.

The ND-500 has a full set of register operations together with a large number of memory-to-memory instructions. The register instructions are useful for calculating very complex expressions and for the calculation of values which will be used for addressing. Memory-to-memory instructions give the possibility of direct execution in one instruction of frequently occurring high level statements as

A = A + B (ADD2)
C = D * F (MUL3)


Special instructions are implemented for high level constructions such as DO-loops, subroutine call and array index checking (LOOP, CALL and LIND), and for library use the square root, integer exponentiation and polynomial evaluation.

Instruction Formats

An instruction consists of one instruction code and a variable number of address codes.

Inst. Code				
Inst. Code	Addr. Code	Addr. Code	Addr. Code	Addr. Code

An instruction code can be one or two bytes, and can have a two bit register specification.



Short instruction codes are used for the operations most frequently generated by the computers.

The type of operands handled by the instruction (bit, byte, half word, word, floating or doubling precision floating) is specified in the instruction code.

Address Codes

The branch instructions have P-relative addressing with a displacement one, two, or four bytes. All other instructions may have several general operands that are specified by using one of the 29 different address codes.

Address codes may be preceded by a one byte address code prefix specifying descriptor addressing or alternative domain addressing. The size of the address codes most frequently generated by the compilers are one byte only.

Descriptor addressing is a powerful way of accessing strings or arrays of data.



The index in the string or array in descriptor addressing is in the register specified in the descriptor address code prefix.

Alternative addressing is used in the memory management system for example for accessing the user addressing domain from the Operating System.

In post indexing and descriptor addressing, the type of data operated upon is used in the hardware address arithmetic multiplying the index by the size of the data elements. The logical index of a structure may therefore be used directly in the index register and no calculations are necessary in the program for taking the data type into account.

Physical Specifications

High performance Schottky TTL logic technology is used throughout the ND-500 CPU. Low power STTL is used where possible to reduce power consumption.

Power dissipation:

ND-500 CPU Approximately 1.3 kW
Cooling system Forced air

Power requirements:

ND 3500 220 VAC \pm 10 %, 50 Hz \pm 2 Hz
ND 2500 110 VAC \pm 10 %, 60 Hz \pm 2 Hz

Operating temperature .. + 10° C to + 35° C

CABINETS IN THE NORD-500 COMPUTER-SYSTEMS

11 MODULE CABINETS:


(11 X 5 1/4" MODULES IN FRONT)


NORD-500 SYSTEMS:

- **POWER SUPPLY OF 2 X 150 (5V)
AND
STANDBY POWER IF MULTIPOINT
IN THE SAME CABINET**
- **AC DISTRIBUTION POWER PANEL**
- **1 NORD-500 CARD-CRATE**
- **1 PLUG-PANEL (ACCESSIBLE FROM REAR)**
- **MAX 1 M BYTES OF NORD-10/S MULTIPOINT
2 RACKS WITH PLUG-PANEL INCLUDED
(ACCESSIBLE FROM REAR)**

NORD-500 MEMORY SYSTEMS:


- **POWER SUPPLY OF 1 X 150 A (5V)
2 X STANDBY POWER EACH OF
20A (5V), 4A (12V)**
- **AC DISTRIBUTION POWER PANEL**
- **MAX 2 M BYTES OF NORD-10/S MULTIPOINT
4 RACKS WITH PLUG-PANEL INCLUDED
(ACCESSIBLE FROM REAR)**






NORD 500 MODULE

**NORD-500 MAIN COMPONENTS, ADDRESS, DATA
AND INSTRUCTION FLOW**




**NORD-500
STORAGE CONTROL**

PHYSICAL



NORD - 500
ADDRESSING








NORD-100/NORD-500 COMMUNICATION

N-100

N-500




NORD-500 INTERFACE CABLE



N-100 3022

N-500 5015



The CONTROL register bits have the following meanings:

- 0 Enable interrupt from NORD-500
- 1 Not used
- 2 Activate NORD-500, inhibit to NORD-100 (LOCKED)
- 3 Test mode
- 4 NORD-500 programmed clear
- 5 Disable TAG-IN decoding when locked
- 6 DMA error
- 7 Computed chaining
- 8-14 NORD-500 operation
- 15 Not used

The STATUS register can always be read by NORD-500 and the bits are defined as follows:

- 0 Interrupt enabled
- 1 Not used
- 2 NORD-500 in
- 3 NORD-500 bus
- 4 Error
- 5 Interface locked
- 6 DMA error

REGISTER CONTROL BY N-500

TAG-OUT Register (data from NORD-500) (Writable)

Bits 0-3 give 8 code values. The code values are:

IOX	Locked	Test	Not Locked	Not Test
0	Read memory address register			
1	Write memory address register			
2	Read status register			
3	Write status register			
4	Read control register			
5	Read activate			
6	Read data register (and NORD-100 memory)			
7	Write data register (and then into NORD-100 memory)			
8	Read data register (and then into NORD-100 memory)			
9	Write data register (and then into NORD-100 memory)			
10	Read data register (and then into NORD-100 memory)			
11	Write data register (and then into NORD-100 memory)			
12	Read data register (and then into NORD-100 memory)			
13	Write data register (and then into NORD-100 memory)			
14	Read data register (and then into NORD-100 memory)			
15	Write data register (and then into NORD-100 memory)			

THE TAG-IN REGISTER ON 0015 I/O FROM NORD-100

The TAG-IN register is used to control the communication from N100 when N500 is in STOP mode.

Bits 0-3 give 16 code values. The codes are:

- 0 NOT USED
- 1 DICK1
- 2 DICK2
- 3 DICK3
- 4 DICK4
- 5 WACK1
- 6 WACK2
- 7 WACK3
- 8 WACK4
- 9 DICK1
- 10 DICK2
- 11 DICK3
- 12 DICK4
- 13 WACK1
- 14 WACK2
- 15 WACK3

Control Store Control Register (CSCNT) is Not Readable and Writable:

- 0 CSLOAD
- 1 CSREAD
- 2 WED-WEJ
- 3 WED-WEJ
- 4 BRKEN
- 5 BRKEN
- 6 BRKEN
- 7 BRKEN
- 8 BRKEN
- 9 BRKEN
- 10 BRKEN
- 11 BRKEN
- 12 BRKEN
- 13 BRKEN
- 14 BRKEN
- 15 BRKEN

Bits 0-15 may only be read. They give microprogram stop conditions.

Enable data bus drives (from NORD-500)

TAG-OUT Register (data from NORD-500) (Writable)

Bit 0 - not used.

Bit 1 - used to return tag in bits 0-4.

Bit 2 - means NORD-100 if it is 0 and not NORD-100 if it is 1.

Bit 3 - the MOST bit. It enables the most significant part of the DATA-OUT register.

Bit 4 - the MOST bit. It enables the most significant part of the DATA-OUT register.

CACHE AND MULTIPOINT MEMORY SYSTEM

MAIN MEMORY CONTROL

Upon a request from the PREFETCH or MICROPROGRAM processor, the CACHE CONTROL module will check to see if the DATA is found in the READ SPEED-UP BUFFER or in the CACHE memory.

If the DATA is not in the SPEED-UP BUFFER or in the CACHE memory, the MAIN MEMORY CONTROL logic will request the MULTIPOINT-MEMORY.

The MAIN MEMORY CONTROL LOGIC will read 4, 8, or 16 bytes from MAIN MEMORY dependent of the number of CACHE modulus. The DATA read will be written into the READ SPEED-UP buffer and the WRITE SPEED-UP buffer. From the WRITE SPEED-UP buffer, the data is forwarded to the CACHE memory.


The data flow including parity check/generate is monitored by the MAIN MEMORY CONTROL LOGIC.

To ensure identical content of the CACHE and the MAIN MEMORY during a WRITE operation, the following steps take place:


1. The MAIN MEMORY control logic reads 32, 64 or 128 bits from the main memory.
2. The byte(s) to be written are merged with the MAIN MEMORY data.
3. The merged data is written to the MAIN MEMORY.
4. The merged data is written to the CACHE memory.

Steps 1 and 3 may be performed simultaneously if the data to be written is occupying the complete memory channel(s).


CACHE ADDRESSING



2 Cache Modules:




4 Cache Modules:




NB! 1 Cache Block = 1, 2 or 4 cache words

3 Addressing Formats


1 Cache Module:




2 Cache Modules:



4 Cache Modules:



CACHE ALIGNING (Data Cache)




CACHE PARTITIONS


- Cache memory can be partitioned in 1, 2 or 4 partitions
- Each partition = 1KB per cache module
- Each partition = 1KB with one cache module
= 2KB with two cache modules
= 4KB with four cache modules
- One user can have 1, 2, 3 or 4 partitions
- Partitions in cache can be fixed to:
 - * the operating system
 - * common reentrant library
- Saves cache fill-up between context switch
- Partitions can be used by one user as fast private memory
- Cache partitions administrated by the operating system

(partitions set up by micro code to registers in cache system)

CACHE PARTITION ADDRESSING




MEMORY READ ADDRESSED BY CACHE



DESIRED BYTE, HALFWORD OR
WORD ENABLED/ALIGNED TO
DATA BUS D.

MEMORY READ ADDRESSED BYTE NOT FOUND IN CACHE




MAIN/CACHE MEMORY WRITE GENERAL:

- Write through algorithm as NORD-10/S-NORD-100. Cache data identical to main memory data
- Minimum main memory write = 1 multiport channel = 16 bits = 2 bytes = left or right half word
- Maximum main memory read = 8 multiport channels = 128 bits = 16 bytes (16 bytes of data and 16 bytes of instruction)
- When one cache module is installed, and one cache block (32 bits) is to be written:


Write main memory and update cache.
(As N10/S and N100.)

MEMORY WRITE




CACHE WRITE, continued.

Write and Data Not Found in Cache:



1 BYTE OF N-500 CACHE MEMORY Block Diagram



EXTENDED DATA BUS - XD

NORD-100

The NORD-100 controls the XD bus when writing into the writable part of the control store.

Each control store address contains 144 bits and these bits are transferred from NORD-100 to the control store via the XD bus.

Sixteen bits are transferred from NORD-100 to the NORD-500 at a time.

The CONTROL STORE CONTROL register bits 2-5 (decoded as CS8-0) control which part of the control store word the 16 bits are written into. After 9 accesses a complete NORD-500 control store word is written.

Note that the control store group CS3 and CS2 handling bits 63-32 will not use the XD bus but will be routed directly to the control store via the internal bus on the NORD-100/500 communication module 5015 (CONTROL II).

The control store content may also be checked/read, by NORD-100, via the XD bus. This is controlled by bits 0 and 1 in the control store control register. Control store control register bit 0 equals 1 means: Control store load. While bit 1 equals 1 means: control store read.

NORD-500 XD BUS

The XD bus or the extended data bus is the main data highway for exchanging data and controlling information between the following NORD-500 modules:

- Memory Management
- Cache
- Control modules
- CPU slice

The XD bus is 32 bits wide and the data is exchanged via the A connector.

There are three sources that can control the data flow on the XD bus.

- The NORD-100
- The Prefetch Processor
- The Microprogram

THE PREFETCH PROCESSOR

The prefetch processor will use the XD bus for passing the extracted information from the instruction to the SLICE modules. The following information is extracted from the DATA part of the instruction:

- DISPLACEMENT BYTE(S)
- ABSOLUTE ADDRESS BYTES
- CONSTANTS BYTE(S)


The displacement and the absolute address bytes will be routed to the address arithmetic on the SLICE. The constant bytes will be routed to the SLICE where the bytes will be passed on to the DATA bus and latch in the DATA latches. The DATA latches will then be selected as input to the INTEGER ALU or the FLOATING ARITHMETIC, depending on the constant type and the operation type.

XD BUS MICROPROGRAM CONTROL

The XD bus will be selected as operand when the control store bits 134 - 132 = 3. The modules connected to the XD bus, able to pass data onto the bus, are identified by the control store bits 131-129.

These bits are also referred to as the XD GROUP bits in the A operand field. Control store bits 128-125 (FUNCTION NO. bits) will select the operand register within the selected module. Note that XD GROUPS 1 and 2 have 3 modules. These modules will be separated by the function number.

XD BUS A OPERAND SELECT:



The destination module of the XD bus data is identified by the control store bit 112-110 (XD GROUP). The control store bits 109-106 equal the function number within the destination module.

If the DESTINATION SELECT field (bits 115-113) equals 6 the XD bus operand data will be routed through the INTEGER ALU as an A operand. Logical/arithmetical operations can then be performed with any selected B operand. The output of the ALU will be written into the selected destination XD group/function.

With the DESTINATION SELECT field equal to 7 the selected XD operand will be routed directly to the XD destination group/function by bypassing the integer ALU.

The micro code mnemonic for this is: XDMOV % XD BUS MOVE.

115	114	113	112	111	110	109	106	← Destination field of control store
			XD Group			XD Function		
1	1	0	XD1 = XD ALU TRANSFER					
1	1	1	XD2 = XD NO ALU TRANSFER					

XD-W 1 ALU TRANSFER
XD-X
XD WITH NO ALU TRANSFER
XD2

MMS INSTRUCTIONS
5005

INSTRUCTION
ADDRESS
DRIVER
5013

INSTRUCTION
CACHE
5017

CPU-SLICE 5001

TRAP 5016

SEQUENCER 5004

CONTROL I 5015

CONTROL I 5012

MMF
INSTRUK
500L

INSTRUCTION
ADDRESS
DRIVER
5013

INSTRUCTION
CACHE
5017

CPU-SLICE

TRAP 5016

SEQUENCER 5004

CONTROL I 5015
TO N-100
TO N-100

CONTROL I 5012
TO PREFETCH
INSTRUCTION
MEMORY.

MM SCRATCH FILE	SCRFI	10
MM STATUS	MSTS	11
LOGICAL ADDRESS REGISTER	LADDR	32
USED WIP BIT	WIPBU	13
REAL ADDRESS	RADR	24

CACHE INHIBIT LOWER	ICINHL	16	11
--- UPPER	ICINHLU	16	12
REAL ADDRESS (23-16)	IRADDR	16	14
--- (15-0)	IRADDRL	16	15
UPPER PAGE LIMIT	IUPL	16	16
ZERO POINT ADJUST	IZPA	16	17

STATUS 2	ISTS 2	1
STATUS 1	ISTS 1	16
STATUS 0	ISTS 0	16

LOWER LIMIT REG.	LL	32	0
HIGHER LIMIT REG.	HL	32	1

STATUS REG. 1 (A) 0-31	S1	32	0
" " " 2 (B)	S2	12	1
TRAP ENABLE REG.	TE	24	2
<hr/>			
MEMORY MODUS REG.	MMOD	6	4
<hr/>			
TRAP INFO REG (0-2 USED) TRAP INF	8	6	
MICRO STATUS	MISTAT	16	7

SHORT ARGUMENT	SIGN.EXT	SARG	15	0
LONG ARGUMENT		LARG	32	1
COMPUTED ADDR. REG		CAR	16	2
SHIFT COUNTER		SHC	8	3
BIT MASK REG		AMR	5	4
PREFETCH STATUS		PSTAT	32	5
INDEX COUNTER 1			8	10
===== 2			8	11
===== 3			8	12
===== 4			8	13
=====				
=====				
=====				
=====				

I/O DATA IN REGISTER	IODIN	32	0
CONTROL STORE WRITE ADDR.	CSWA	16	1
CONTROL STORE BREAK REG.	CSBK	16	2
CONTROL STORE CONTROL REG.	CSCNT	16	3
I/O DATA OUT REGISTER	IODOUT	32	5

INSTRUCTION MEMORY DATA	IDAT	32	0
INSTRUCTION CONSTANTS	CONST	32	1
LOOP-COUNTER	LC	32	2
DISPLACEMENT	DISP	32	3

0	3	MM CONTROL 1	MCNTR
6	18	SCRATCH FILE	SCRFI
7	4	SCRATCH ADDRESS	SCRFA
10	8	PROCESS CONTROL REGISTER	PROCR
11	8	DOMAIN REGISTER	DOMR
12	8	ALTERNATIVE DOMAIN REGISTER	ADOMR
13	8	CURRENT SEGMENT REG.	CSEG
14	8	CURRENT ALTERNATIVE SEGMENT	ASEG
15	16	TSA-PAGE	TSA
16	16	PAGE USED MEMORY (WIP)	WIPBU
17	8	SEQUENTIAL TSA REGISTER	STSA

0	16	CACHE INHIBIT UPPER LIMIT	ICINHLU
1	16	--- LOWER LIMIT	ICINHL
6	16	UPPER PAGE LIMIT	IUPL
7	16	ZERO POINT ADJUST	IZPA

3	4	MEMORY CONTROL REG 1	ICON 1
4	5	--- 0	ICON 0
5		CLEAR CACHE	ICL CACH


0	32	LOWER LIMIT REG.	LL
1	32	HIGHER LIMIT REG.	HL
*	32	DISPLACEMENT REG.	DP
**	32	DATA IN 1 REG.	
**	32	DATA IN 2 REG.	

0	32	STATUS-REG 1 (A) 0-31	S1
1		--- 2 (B) 32-63 (0-11)	S2
2		TRAP ENABLE REG. (A-31)	TE
3	1	TRAP ON/OFF	
4	1	SET/INVERT LIMIT	
5	6	MEMORY MODUS REG.	MMOD
6	1	CLEAR/SET TSA FLAG	
7		TRAP CLEAR	
10		DATA IN 1 REG.	DATIN
11		DATA IN 2 REG.	

0	8	SHIFT COUNTER	SHC
1	16	COMPUTED ADDR. REG.	CAR
2		INDEX COUNTER CLEAR	ICCLR
3	5	BIT MASK	BITR



0	32	I/O DATA OUT REGISTER	IODOUT
1	16	CONTROL STORE WRITE ADDR. REG.	CSWA
2	16	CONTROL STORE BREAK REG.	CSBK
3	8	TAG REGISTER	TAG
4	16	CONTROL STORE CONTROL REG.	CSCNT
6		DISPLACEMENT REG.	DP
15		SET UNLOCK CONTROL OF N-100 INTERFACE UNLOCK	


0	32	LOOP COUNTER	LC
1	32	INSTRUCTION MEMORY DATA	IDAT
2	32	CONSTANT REGISTER	CONST



NORD 500 XD-BUS

CONTROL MODULES





NORD-500 CONTROL STORE

CPU SLICE 5001 (8 BITS PER MODULE)

- 4 index registers I1 - I4
- 32 duplicated scratch registers out of which:
 - * 4 floating registers (32 bits) A1 - A4
 - * 4 floating registers (64 bits) D1 - D4 = (A1 - A4) + (E1 - E4)
 - * 1 THA, trap handler address register
 - * 1 TOS, top of stack register
- Memory operand registers: B and R
- Subroutine return register: L
- Address arithmetic
 - * index register scaling
 - (with post indexing and descriptor addressing)
 - * sign extension of the displacement
- Program arithmetic
 - * Program counter (PC)
 - * Next program counter (NPC)
 - * Instruction look ahead counter (ILC)
- Lower limit/upper limit address registers
- Address comparators against lower/upper limit
- Address zero comparator
- Integer ALU
- Data bus (D) transceivers/latches
- Extended data bus (XD) transceivers
- Floating arithmetic data bus transceivers/latches

CONTROL I 5012

- * Transceivers for control store bit 143 - 96
- * XD bus transceivers
- * Instruction data bus (ID) transceivers
- * Prefetch extensions:

2 pipeline registers for

- Constants
- Absolute addresses or
- Displacements

Logic to sign extend instruction constants

Constant latch

- * Loop counter

- * OR logic (register maps)

- A operand PROM
- B operand PROM
- Destination PROM

PROM address from prefetch processor given by:

- index reg. no.
- data operand type and
- memory operand instruction

- * A/B operand and destination select logic

- * XD group decode logic


- * ALU function control

- Including logic to sign extend data with the integer

ALU


CONTROL II 5015

- * Transceivers for control store bit 63 - 32**
- * XD bus transceivers**
- * NORD-100 communication logic including:**
 - Data out register**
 - Data in register**
 - Tag in register**
 - Tag out register**
 - Control store write addr. reg.**
 - Micro addr. break reg.**
 - Control store control reg.**
 - Drivers/receivers for data bus/tag bus + control signals**
- * Prefetch processor control logic**
- * Main oscillator**
 - Including external units (I/O, Floating and Memory)**
 - Synchronize logic**
- * Address arithmetic control**
 - Also address arithmetic carry look ahead**
- * Floating arithmetic control**
 - Function bits + request**
 - Floating data bus control**
- * XD group/function decode logic**
- * Result/destination clock generate**



SEQUENCER 5004

- * Transceivers for control store bit 79 - 64 and 31 - 0**
- * XD bus transceivers**
- * Microprogram addressing including:**
 - Control store address bus with these sources:**
 - Instruction OP CODE MAP**
 - First micro instruction address**
 - Sequencer (74S482)**
 - Next sequential micro instruction address**
 - Jump address (CSDAT 29 - 16)**
 - Computed address register**
 - Micro instruction subroutine return address jump**
 - PROMS giving special entry points for:**
 - * Descriptor addressing**
 - * Constant operand with mismatch in data type**
 - * Traps/interrupts**
- * XD group/function decode logic**
- * Bit mask register (5 bits)**
- * Control logic to bit mask decoder on CPU slice**
- * Short/long arguments registers (CSDAT 15-0 and 30 - 0)**
- * External shift count select**
 - Shift count register (SC7-0) or MIR7-0 = CSDAT 7-0.**
- * Index counters (4 x 8 bits)**



5004 SFO/FN, FR

POST INDEXING OF CAS REPORTS

ACQUITTALS

7105

TRAP 5019

- * Transceivers for control store bit 95-80
- * XD bus transceivers
- * Trap system including
 - Trap enable register
 - Masking of trap/enable/status bits
 - Stopping of prefetch processor when traps
- * Status register of 48 bits
- * Logic for detecting carry, sign, zero and overflow according to the data type
- * Micro status registers of 15 bits
- * Memory control logic
 - Memory request
 - Memory read/write
 - Number of bytes
 - Memory data ready

} to cache control

} from cache control
- * Test conditions
 - Sequencer control (seq./alt. seq. inst.)
 - Prefetch control when IF instr.
 - ALT-ALU control
- * Micro cycle counter
 - Instruction SOLO turns of trap system for 256 micro cycles.
- * XD group/function decode logic



FLOATING POINT UNIT

COMBINATORIAL FLOATING POINT PROCESSOR AS AN INTEGRAL PART OF THE COMPUTER


Tor Undheim
Norsk Data A.S
Jerikoveien 20
Lindeberg gård, Oslo 10
Norway

INTRODUCTION

The NORD-500 is a dual computer system consisting of a NORD-500 CPU, a NORD-100 CPU and a multiport memory. The NORD-500 CPU executes large time-consuming user programs. The NORD-100 minicomputer acts as a system supervisor for the NORD-500. The NORD-100 runs the multi-mode, multi-user SINTRAN III/VS operating system and performs all input/output handling, job scheduling and resource allocations. The NORD-100 leaves the NORD-500 CPU free to run user programs with a minimum of system overhead.

Up to 64 users can access the system in Real-Time, Time-Sharing and Batch mode, and share up to 32 Mbytes of fast MOS memory and 2300 Mbytes of disk storage, and a variety of other peripherals.

The basic time of 200 ns executes the majority of the NORD-500's machine instructions. Several NORD-500 processors, with hardware array logic for 32/64 bit floating point multiply/divide, can act as a multiprocessor system supervised by a NORD-100.



Basic NORD-500 Computer System

DATA FORMATS IN NORD-500

The basic unit for addressing is one byte of 8 bits. The data formats are bit, byte, half word, word, single precision floating point and double precision floating point.

Bit

The least significant bit in a byte may be accessed by bit instructions. Bit arrays may be accessed using post indexing or descriptor addressing.

Byte

A byte is 8 bits and can be used as an unsigned number with the range 0 to $2^8 - 1$, or as a two's complement number signed with the range -2^7 to $2^7 - 1$.

Half Word

A half word is 2 bytes or 16 bits and can be used as an unsigned number with the range 0 to $2^{16} - 1$, or as a two's complement number signed with the range -2^{15} to $2^{15} - 1$.

Word

A word is 32 bits or 4 bytes and can be used as an unsigned number with the range 0 to $2^{32} - 1$, or as a two's complement number with the range -2^{31} to $2^{31} - 1$.

Single Precision Floating Point

A floating point number is represented by a mantissa of 22 + 1° bits, an exponent of 9 bits with the bias 400₆, and a sign bit.



The range is 10^{-78} to 10^{78} . Zero is represented as all exponent bits zero. The accuracy is approximately 7 digits.

Double Precision Floating Point

A double precision floating point number is represented by a mantissa of 54 + 1° bits, an exponent of 9 bits with the bias 400₆, and a sign bit.



The range is 10^{-75} to 10^{75} . Zero is represented as all exponent bits zero. The accuracy is approximately 16 decimal digits.

* For both single and double floating point number there is always one hidden bit in the mantissa. This is called the implicit bit. The implicit bit is always assumed to be one, unless all bits in the exponent are zero. This bit is used in the arithmetic and removed from the result, thereby giving one more bit (+1) of precision.

THE FLOATING POINT UNIT

The Floating Point Unit (FPU) is made mainly to handle floating point numbers, but some instructions to handle integers are also implemented in this unit. The instruction list below indicates those instructions that can handle both integers and floating point numbers, or only integers.

The FPU is asynchronous to the rest of the CPU.

The CPU may either wait for the result or go back and read the result later. It may ever let the FPU take care of the result and use it in further calculations.

Each instruction is microprogrammed in the CPU.

INSTRUCTIONS

The FPU has the following one cycle (micro) instructions:

One Operand Instructions:

Convert integer (W, HW, BY) to floating
Unsigned convert to floating (W)
Convert floating to integer with rounding
Convert floating to integer with truncation
Integer part with rounding
Integer part with truncation
Shift arithmetic (W, HW, BY)
Shift logical (W, HW, BY)
Shift rotational (W, HW, BY)

Two Operand Instructions:

Add two operands $[(A + B) \rightarrow \text{CPU}]$
Add one operand to accumulated result $[(SA + B) \rightarrow \text{CPU}]$
Add one operand to accumulated result, save new result
 $[(SA + B) \rightarrow SA]$
Subtract second operand from first $[(A - B) \rightarrow \text{CPU}]$
Compare A and B (only SIGN and ZERO flags valid)
Multiply A with table value for 1/B, save result
 $[(A \cdot 1/B) \rightarrow SA]$
Multiply two operands (W, HW, BY, F, FD)
 $[(A \cdot B) \rightarrow \text{CPU}]$
Unsigned multiply (W) $[(A \cdot B) \rightarrow \text{CPU}]$
Multiply two operands and save result $[(A \cdot B) \rightarrow SA]$
Multiply B and 1/B and save result
 $[(B \cdot 1/B) \rightarrow SP, \bar{SP}]$
Multiply saved A and saved P, save result
 $[(SA \cdot SP) \rightarrow SA]$

Multiply saved P and inverted P, save result
 $[(SP \cdot \bar{SP}) \rightarrow SP, \bar{SP}]$

Multiply saved A and inverted P, save result
 $[(SA \cdot \bar{SP}) \rightarrow SA]$


Multiply saved A and inverted P, result to CPU
 $[(SA \cdot \bar{SP}) \rightarrow \text{CPU}]$

Some of these one cycle instructions have no "meaning" alone, but are used to form complete instructions like Divide and Polynomial.

COMMUNICATION WITH THE CPU

Two 64 bit data busses are used to transmit data from the register block to the FPU. One of them is used to return the result.

The location of the different data types on the 64 b. busses is shown in the figure below.



In addition, there are 15 control signals, 7 status signals and 2 signals for timing.

The control signals are:

5 for instruction
2 for data type (byte, half word, word + floating)
2 for unit (single or double floating + combinations for further extensions)
6 for shift count

The status signals are:

Overflow
Underflow
Divide by zero
Sign of result
Zero as result
Inexact result (not used)
Invalid operation (not used)

Timing signals are:

START execution of an instruction in the FPU
DATA READY to indicate that the calculation is finished and the result may be transferred to the register block.

PHYSICAL DIMENSIONS

The whole NORD-500, including the optional 64 K byte instruction cache memory and 64 K byte data cache memory, consists of 26 printed circuit boards. Each board is approximately 16 inches high and 11 inches deep; and all of them are mounted on the same rack. Each board has four EURO connectors, and interconnections are done by wire wrapped back panels.

The four layer PC boards have the same layout on inner layers (Power, Ground, etc.) and through plated holes. Only the outer layer traffic is different.

IC Count

The FPU is located on 4 different PC boards. The total number of IC's is 579. Those that are most often used are listed below:

- 34 pcs 8 x 8 Multiplier, 40 pins
- 113 pcs 1 K x 4 bit PROM, 18 pins
- 99 pcs 4 bit shifters, 16 pins
- 35 pcs 8 bit latches, 20 pins
- 91 pcs Data Selectors/Multiplexers with 2, 4 or 8 inputs
- 63 pcs 4 bit ALUs of different types
- 16 pcs 4 bit Comparators

The rest are Gates, Line drivers, PROMs, PALs and Priority Encoders.

INSTRUCTION REPERTOIRE

The instructions handled by the FPU are: (only floating point format if data type not mentioned)

- Compare
- Test against zero
- Add
- Subtract
- Multiply (overflow) BY, HW, W, F, FD
- Divide (remainder) BY, HW, W, F, FD
- Unsigned multiply W
- Unsigned divide W
- Increment
- Decrement
- Shift (logical, arithmetic, rotational) BY, HW, W
- A to the I'th power
- I to the J'th power BY, HW, W
- Square root
- Polynomial ($C_0 + C_1 X + C_2 X^2 + \dots$)
- Floating remainder
- Integer part
- Integer part with rounding
- Multiply and Add $R(n) \cdot X + Y \rightarrow R(n)$
- Sum of products $X \cdot Y + R(n) \rightarrow R(n)$
- Data type conversion
- Data type conversion with rounding

INSTRUCTION EXECUTION TIMES

Instruction execution times for some of the instructions with operands in registers are:

- Compare, Shift — 260 nsec.
- Add, Subtract, Convert — 400 nsec.
- Multiply — 480 nsec.
- Integer Multiply — 580 nsec.
- Divide, Single floating — 1.3 usec.
- Divide, double floating — 2.1 usec.
- Divide, integer — 3.3 usec.

DATA FLOW

The data flow during the execution of an instruction in the FPU is more easily understood by combining the following text with the figure in Appendix A.

Data and Instruction are latched at the end of a 60 nsec. START pulse. For one operand instructions, only the B operand is latched. For two operand instructions, both A and B operands are latched at the end of START, except if the specified A operand is already saved in the FPU from the previous instruction. Some specific instructions also latch the A operand into SP for later use.

The magnitude of the operands are compared in dedicated logic. This is used to gate the smallest operand to the Right Shifter in Add and Subtract instructions, and also to give Sign and Zero flags in Compare instructions.

Exponent arithmetic takes care of the exponent during floating point instructions. A normalized exponent is used as reference in Convert instructions and in Integer Part. Latches are used to save the exponent during a Divide sequence.

Two sets of Data Selectors are used to select operands. The smallest operand is selected for the route through the Right Shifter in Floating Add and Subtract instructions. Integer is selected if the data type is Byte, Half Word, Word (Multiply, Convert and Shift instructions).

All instructions, except where multiply is performed, use the data route through a Tristate Buffer for one operand and through a Right Shifter for the other (least) operand. In case of only one operand, this is gated through the Shifter. The shifter is composed of 3 levels of 4 input shift elements (25S10 or 74S350).

For all instructions, or part of the instructions where two operands have to be multiplied, the operands are used as input to a Multiplier Array. The Multiplier Array consists of 34 8 x 8 bit multipliers (67558 from MMI) and a lot of 1 K x 4 PROMs. The PROMs are used to add two columns and 5 rows to give a 4 row result. The first level is a reduction from the maximum 13 rows to maximum 6 rows. For the part with 6 rows, carry save adders of the type 74S283 are used for reduction to 5 rows. The remaining 5 rows are reduced to 2 by 1K x 4 PROMs. Output from this level is tristate and connected to the same ALU as used by all other instructions.

The ALU is used to add, subtract or invert. The operands may come from the Tristate Buffer/Right Shifter or from the Multiplier Array.

The output from the ALU is connected to a Priority Encoder and to a Left Shifter. If the result is a floating point number, then the Priority Encoder gives shift count to the shifter. Out comes the normalized unrounded floating point mantissa. If the result is an integer, the shift count is supported by the CPU as part of the instruction.

Rounding is performed in accordance with the IEEE proposed standard for Floating Point Arithmetic concerning addition, subtraction and convert instructions. In multiplications, some

information is lost due to the missing least significant part of the Multiplier. Divide is implemented by an inexact algorithm and is even worse than Multiply. At any rate, the same Rounding Adder is used for rounding of all floating point results.

The result is enabled to one of the 64 bit data buses between the CPU and the FPU, and may be clocked in the CPU and/or in the FPU, dependent on whether it is a final and/or an intermediate result.

WHY NONFLOATING OPERATIONS IN THE FPU?

The reason for implementing some nonfloating operations in the FPU is that most of the logic for implementing them is already there. Integer multiplication is done in the same multiplier array as the floating point mantissa. Integer divide is done by converting to floating point format first, do a floating point divide, and converting the floating result to integer. Shift instructions are easily handled by the Right and Left Shifters already there to shift the floating point mantissa.

DIVIDE

As mentioned, divide with integer operands is executed by:

Converting both operands to double precision floating point numbers

Do a double precision floating point divide

Convert the result to the specified type of integer (i.e., BY, HW, W)

When D is element in $[0.5, \infty)$ and is the dividend's mantissa and d is element in $[0.5, \infty)$ and is the divisor's mantissa, the division D/d is executed by:

1. Multiply D and table value for $1/d$, save result in A
2. Multiply d and table value for $1/d$, save result in P
3. If single precision, go to 6.
4. Multiply saved A and two's complement of saved P, save result in A
5. Multiply saved P and two's complement of saved P, save result in P
6. Multiply saved A and two's complement of saved P, result to CPU.

Inexact Result

This method of dividing one number by another may give an inexact result.

If we call the correct result for Q we have

$$Q = D/d$$

We define a value R as the table value for $1/d$ and

$$P_1 = dR = 1 \pm e \quad (e \text{ is a small value}) \quad (1)$$

If we look at the divide steps, the double precision calculation gives us:

1. $Q_1 = DR = D/d(1 \pm e)$
2. $P_1 = dR = 1 \pm e, \bar{P}_1 = 1 \mp e$
3. $Q_2 = Q_1 \cdot \bar{P}_1 = D/d(1 - e^2)$
4. $P_2 = P_1 \cdot \bar{P}_1 = 1 - e^2, \bar{P}_2 = 1 + e^2$
5. $Q_3 = Q_2 \cdot \bar{P}_2 = D/d(1 - e^4)$

From the calculation we can see that the calculated Q_3 is equal to the desired Q minus $Q \cdot e^4$. This is the ideal, but we also introduce some errors due to rounding.

Let us look at the e:

From (1) $P = dR = 1 \pm e$ we get

$$|e| = |dR - 1| \quad (2)$$

We know that D is element in $[0.5, \infty)$ and d is element in $[0.5, \infty)$

The value R we get from the table as "best guess" for $1/d$ can be defined as

$$R = 1/d_1$$

With an 8K lookup table, 13 bits are used to select R. The most significant bit in the mantissa is 1 unless the divisor is zero, and is taken for granted in the lookup address. The table is calculated to give the best guess for the bits included in the address, which means it expects the first not included bit to be one and all others to be zero. This means that the maximum difference we can get between the divisor d and the modified divisor d_1 is in the range one unit of the first bit not included in the lookup address, or:

$$d_1 = d \pm 1 \cdot 2^{-13}$$

$$\text{Worst case is } d = 0.5, R \sim 2 [1.77774_2]$$

This gives

$$|e| = |dR - 1| \sim 2^{-13} - 1 \sim 2^{-14}$$

For d close to 1, R will also be close to 1 and

$$|e| \sim 2^{-13}$$

For double precision this gives us a maximum error in the result due to the method if Q is close to 2; that is

$$E_M = 2 \cdot (2^{-14}) = 2^{-13}$$

After that, the result is normalized, so that Q_{RES} is element in $[0.5, \infty)$ and

$$E_{RM} = 2^{-16}$$

Correcting Factor

If we look more closely to d and d_1 on the figure:

$$d_1 = .1XXXXXXXXXXXXXXXX100 \dots$$

and

$d = .1XXXXXXXXXXXXXXXXXX \dots$

where all bits denoted X are used as addresses to the 1/d table.

The maximum difference between d and d_1 is

$.0000000000000001$

From (2) we get

$$|e| = |dR - 1|$$

$$|e| = |d/d_1 - 1|$$

If we denote the difference between d and d_1 as

$$e = |d_1 - d|$$

or

$$d = d_1 \pm e$$

we get

$$|e| = |d_1/d_1 \pm e/d_1 - 1|$$

or

$$|e| = |e/d_1|$$

This formula is a good tool when inspecting the systematic error due to the method. What it shows is that the error in the final result decreases fast when d moves away from the "worst case" values. The bad thing about this error is that it is always in the same direction and therefore compensation has been introduced.

Rounding Errors

Contrary to the biased error due to the method, the rounding error is neutral. If we compare the magnitude, we find

that the maximum rounding error in single precision is 16 times the maximum error due to the method. In double precision, the maximum rounding error is 5 times the maximum error due to the method. The rounding error in double precision may be 2 times the value of the least significant bit in the final result.

Integer divide uses the same divide sequence as double precision floating divide. However, there are no rounding errors in the two first multiplications and the maximum rounding error in the final floating result is in the range one time the value of the least significant bit.

It is very important that the final floating result is not less than the correct one in an integer divide sequence. As an example, two divided by one could give a result that in double floating format is one unit of the least significant mantissa bit less than two, and would give one as result when converted to integer. This is prevented by adding a small fraction to the final floating result.


MULTIPLY

The multiply array has a missing part in the least significant end. This missing part gives a biased error in the result. The maximum value of this error is $5 \cdot 2^{-6}$ times the least significant bit in the result.

CONCLUSION

The Floating Point Unit in the NORD-500 computer is designed as a combinatorial unit. The formats of the floating point numbers are not the same as proposed in the IEEE proposal for standard, but that is for historical reasons.

Multiply and divide has reduced accuracy to achieve reduction in hardware cost and complexity. Correcting factors are used to compensate for the biased error this reduction in hardware would normally give.



Appendix A

NORD-500
FLOATING POINT UNIT

A short list of registers, IOX instructions etc.

3. A short list of registers, IOX instructions etc.

The interface between the ND-100 and the ND-500 consists of 2 interface cards; the 3022 card on the ND-100, and the 5015 card on the ND-500. These cards contain several registers, which are listed below.

3.1. The CONTROL word register on 3022.

Bit: Meaning:

0	Enable interrupt from ND-500
1	Not used
2	Activate ND-500 operation (and lock the communication)
3	Test mode
4	ND-500 programmed clear
5	Disable TAG-IN decoding when locked
6	DMA error
7	Command chaining
8-14	ND-500 operation
15	Not used

3.2. The STATUS register on 3022.

Bit: Meaning:

0	Interrupt enabled
1	Not used
2	ND-500 busy
3	ND-500 finished
4	Error
5	Interface locked
6	DMA error
7	ND-500 power fault (set by micro program). The stop bit is set
8	ND-500 power is/has been off
9	ND-500 micro clock has stopped
10-14	ND-500 stop reason
15	CONTROL register bit 15

3.3. The memory address register (MAR) on 3022.

This is a 24 bit register, pointing to the ND-100 memory. It is used in DMA transfers. It must be loaded from the 16-bit A-register in two operations. The most significant part is loaded first. It must also be read in two operations. The least significant part will be read first. When it is read, the upper half of the leftmost 16 bits of MAR (bits 24-31, not used) will be equal to the upper half of the rightmost 16 bits (bits 8-15).

A short list of registers, IOX instructions etc.

3.4. The DATA register on 3022.

This is a 16 bit register. It acts as an intermediary between the ND-500 and the ND-100 memory in DMA transfers from ND-500 to ND-100. In DMA transfers from ND-100 to ND-500, the DATA register is used as the intermediary register, but the DATA register is set, nonetheless.

3.5. The DATA register on 3022.

This 16-bit register connects the bus DOUB with the bus BOU. It is also used in DMA transfers from ND-100 to ND-500. Do not confuse it with the DATA register.

3.6. The DATA-IN register on 5015.

This 32-bit register is either used as a whole, or as DATA-IN-1 (the lower 16 bits), and DATA-IN-2 (the uppermost 16 bits). When the other registers on the 5015 cards are loaded from ND-100, data goes via the DATA-IN register to the CDB bus. In DMA read (ND-100 memory read by ND-500), data will go to the DATA-IN register. The MOST bit selects the most or least significant part.

3.7. The DATA-OUT register on 5015.

This 32-bit register is either used as a whole, or as DATA-OUT-1 (the lower 16 bits), and DATA-OUT-2 (the uppermost 16 bits). When the other registers on 5015 are read from ND-100, data goes via DATA-OUT to ND-100. In DMA write (ND-500 to ND-100), data must be placed in DATA-OUT before the write. The MOST bit selects the most or least significant part.

3.8. The BREAK register on 5015.

This 16-bit register is used when the control store is loaded. Data to be loaded must be in the BREAK register. The BREAK register is connected to the least significant part of the CDB bus.

3.9. The write address register (WA) on 5015.

The 16-bit WA register is used to hold the control store address when loading and reading the control store. The WA register is connected to the least significant part of the CDB bus.

3.10. The lower and upper limit registers (LL, UL) on 3022.

These are 16-bit registers, and represent bits 8-23 of a DMA address. They are compared with bits 8-23 of the MAR register to ensure that ND-500 keeps within limits. For instance, if LL contains 1, and UL contains 3, the legal area for DMA transfers is 0400, 0401, ... , 01376, and 01377.

A short list of registers, IOX instructions etc.

3.11. The control register (CSCNT) on 5015.

Bit: Name: Meaning:

0	CSLOAD	Control store load
1	CSREAD	Control store read
2-5	WE0,WE1,WE2,WE3	Control store group (0-8)
6	BRKEN	BREAK enable
7	STADREN	Start address enable
8	TSTPTY	Test control-store-parity-checking (ND-500 passive)
9	TSTTGU	Returns TAG-OUT instead of TAG-IN
10	CSPTY	Control store parity
11	AFIN	Prefetch addr. calc. not finished
12	PFIN	Prefetch instruction not finished
13	BALUM	Memory reference not finished
14-15		Not used

Bits 10-15 may only be read. They give micro program stop conditions.

3.12. The TAG-IN register on 5015 (I/O from ND-100).

The tag registers are additional control registers used to control the communication.

Bits 0-3 in the TAG-IN register on 5015 give 16 code values. Bit 4 is not used, and bit 5 (octal 040) is used to return TAG-IN bits (0-4). The codes are:

Bit: Name: Meaning:

0		Not used
1	DICLK1	Clock DATA-IN-1 register
2	DICLK2	Clock DATA-IN-2 register
3	DUCLK	Clock DATA-OUT register (both)
4	WACLK	Clock write-addr register
5	BRKCLK	Clock BREAK register
6	TGUECLK	Clock TAG-OUT register
7	QVCLK	Clock CSCNT register
8	DIEN	Enable DATA-IN register to bus (CDB)
9	DUEN	Enable DATA-OUT register (least sign.)
10	WAR	Read write-addr register
11	BRKR	Read BREAK register
12	QVTR	Read CSCNT register
13	RESBRK	Reset break
14	DUNL	Unlock
15	EDUTEN	Enable data line driver (from ND-500)

A short list of registers, IOX instructions etc.

3.13. The TAG-OUT register on 5015 (data from ND-500).

Bits 0-2 in the TAG-OUT register on 5015 give 8 code values.

Bit 3 means ND-100 if it is 0, and not ND-100 if it is 1.

Bits 4-6 are not used.

Bit 7 is the MOST bit. It enables the most significant part of the DATA-OUT register, and determines which part of the register to use when micro programmed. MOST also controls least/most significant part of the DATA-IN register. The codes are (for MOST=1, add 0200):

Bit: Meaning:

- | | |
|---|---|
| 0 | Read memory address register |
| 1 | Write memory address register |
| 2 | Read STATUS register |
| 3 | Write STATUS register |
| 4 | Read CONTROL register |
| 5 | Reset activate |
| 6 | Read DATA register (and ND-100 memory) |
| 7 | Write DATA register (and then into ND-100 memory) |

3.14. IOX instructions.

The ND-500 communication can be locked or unlocked, in test mode or not in test mode. These states are set by IOX LOON (load CONTROL register). IOX instructions have different meanings, depending on the state. In the following list, the three columns display the MAC mnemonics of physical device numbers, the octal device numbers themselves, and their meaning.

Locked and not in test mode:

RSTA	062	Read STATUS register
MCLR	066	ND-500 Master Clear
TERM	067	Terminate
RTAG	070	Read TAG-IN
WTAG	071	Write TAG-OUT
WDAT	073	Write DATA (NB not the DATA register)
SLOC	074	Set locked
CLKD	075	Clock DATA
UNLC	076	Release locked (unlock)
RENG	077	Return tag

Locked and in test mode:

RSTA	062	Read STATUS register
ROON	064	Read CONTROL register

A short list of registers, IOX instructions etc.

Unlocked and not in test mode:

RMAR 060 Read memory address register
LMAR 061 Load memory address register
RSTA 062 Read STATUS register
LOON 065 Load CONTROL register
MCLR 066 ND-500 Master Clear
TERM 067 Terminate
RTAG 070 Read TAG-IN
WTAG 071 Write TAG-OUT
WDAT 073 Write DATA (NB not the DATA register)
SLOC 074 Set locked
UNLC 076 Release locked (unlock)
RETG 077 Return tag

Unlocked and in test mode:

RMAR 060 Read memory address register (do it twice)
LMAR 061 Load memory address register (do it twice)
RSTA 062 Read STATUS register
LSTA 063 Load STATUS register
ROON 064 Read CONTROL register
LOON 065 Load CONTROL register
MCLR 066 Read DATA register
TERM 067 Load DATA register
RTAG 070 Read upper limit register
WTAG 071 Load upper limit register
RLOW 072 Read lower limit register
WDAT 073 Load lower limit register

ND-100 bits 0-15 go to limit register bits 8-23.

3.15. Some widely used communication subroutines.

The routines that follow below are written in MAC (assembly) code.

3.15.1. Master clear, set stop bit, reset tag bits.

IOX UNLC % unlock
SAA 040
IOX LOON
SAA 2
IOX RETG % set stop bit
IOX MCLR
SAA 0
IOX WTAG % write TAG-OUT on 3022
SAA 044
IOX LOON % activate
IOX UNLC
SAA 040
IOX LOON % reset activate
EXIT

A short list of registers, IOX instructions etc.

3.15.2. Write tag from the A register.

```
IOX  WTAG      % write TAG-out on 3022
SAA  044
IOX  LOON      % activate
IOX  UNLC
SAA  040
IOX  LOON      % reset activate
EXIT
```

3.15.3. Write data to 5015 from the A register.

The following routine uses the most/least significant part of the DATA-IN register, depending on the value of n (DATA-IN-1 is the least significant part):

```
IOX  WDAT      % A register to DATA-X
SAA  n         % n=1: clock DATA-IN-1.  n=2: clock DATA-IN-2
IOX  WTAG
SAA  044
IOX  LOON      % activate
IOX  UNLC
SAA  040
IOX  LOON      % reset activate
SAA  010      % enable DATA-IN to the CDB bus on 5015
IOX  WTAG
SAA  044
IOX  LOON      % activate
IOX  UNLC
SAA  040
IOX  LOON      % reset activate
EXIT
```

A short list of registers, IOX instructions etc.

3.15.4. Read data from 5015 to the A register.

The following routine has 3 entry points. The first does not enable the DATA-OUT register (DUEN). The third does not clock the CDB bus to the DATA-OUT register.

ENTR1=*

```
SAA 3
IOX WTAG    % clock CDB to DATA-OUT
SAA 044
IOX LOON    % activate
IOX UNLC
SAA 040
IOX LOON    % reset activate
JMP COMMON
```

ENTR2=*

```
SAA 3
IOX WTAG    % clock CDB to DATA-OUT
SAA 044
IOX LOON    % activate
IOX UNLC
SAA 040
IOX LOON    % reset activate
```

ENTR3=*

```
SAA 011
IOX WTAG    % enable DATA-OUT
SAA 044
IOX LOON    % activate
IOX UNLC
SAA 040
IOX LOON    % reset activate
```

COMMON=*

```
SAA 017
IOX WTAG    % enable data line driver (DUT to DBU)
SAA 044
IOX LOON    % activate
IOX CLKD    % clock DATA on 3022
IOX UNLC
SAA 050
IOX LOON    % set test mode
SAA 0
IOX MCLR    % read DATA (test mode)
STA SAVE
SAA 040
IOX LOON
SAA 0
IOX WTAG    % reset tag bits
SAA 044
IOX LOON
IOX UNLC
SAA 040
```

A short list of registers, IOX instructions etc.

```
IOX    LOON    % reset activate
LDA    SAVE
EXIT
```

3.16. Subroutines to write and read the control store.

The control store address is supposed to be in the WA register. The part number is a number in the range 0-010. A control store word consists of 9 16-bit words, and the part number points to one of these 9 words. Part number 010 (8) points to the most significant part. Data to be written must be in the BREAK register. Data that is read will appear in DATA-OUT-1. The WA register is set by the sequence

```
LDA ADDR; JPL WRDAT; SAA 4; JPL WRTAG
```

3.16.1. Write a 16-bit word into the control store.

The A register contains the 16 bit data word. The T register contains a control word that is 1, 5, 011, 015, ... , 041 depending on the part number (0-010).

```
STA    SAVE
COPY   SL DA
STA    LINK
LDA    SAVE
JPL    WRDAT    % data to the CDB bus on 5015
SAA    5
JPL    WRTAG    % clock the BREAK register
COPY   ST DA
JPL    WRDAT    % control word to the CDB bus
SAA    7
JPL    WRTAG    % clock the CSCNT register
LDA    SAVE
JMP    I LINK
```

3.16.2. Read a 16-bit word from the control store.

The A register contains a control word that is 2, 6, 012, 016, ..., 042 depending on the part number (0-010).

```
STA    SAVE
COPY   SL DA
STA    LINK
LDA    SAVE
JPL    WRDAT    % control word to the CDB bus
SAA    7
JPL    WRTAG    % clock the CSCNT register
JPL    ENTR3    % read data, already in DATA-OUT
JMP    I LINK
```

A short list of registers, IOX instructions etc.

3.17. Other registers used by the test programs.

3.17.1. The prefetch status register (PSTAT, 32-bit, read only).

Bits: Name: Meaning:

0-10 EP Operation code.

Bit 10 is 0: short operation code. Bits 8-9 are then both zero. Bits 0-7 contain 252 different operation codes, complemented, and not 256. The codes 111111xx, where x is 1 or 0, do not exist for short codes. When the six most significant bits are one, it means long operation code.

Bit 10 is 1: long operation code. Bits 0-9 contain 1024 different operation codes, complemented. A long operation code consists of 16 bits. The six most significant bits are 1, and, since EP is 11 bits long, 5 of them are discarded.

11-14 PCD Program counter displacement.

Gives the length (complemented) of the current instruction. 017 means 1 byte, 016 2 bytes, and so on.

15-16 VLB Valid bytes. 3 means 4 bytes left in the instruction buffer, 2 means 3 bytes left, and so on.

17-19 OPTYP Operand type.

From 0 to 5: word, float, halfword, byte, bit, and double float.

20 REGOP Register operand.

1 if the address code (first byte of operand specifier) was 0320-0323, otherwise 0.

21 CONOP Constant operand.

1 for constant operands as, for instance, in argument instructions, otherwise 0.

22 DESC Descriptor addressing.

0 if legal, otherwise 1.

23 WR Write operation.

1 if write operation, otherwise 0.

24 Not used.

A short list of registers, IOX instructions etc.

25 PFIRST First operand.

1 for the first operand, otherwise 0. Becomes 0 as soon as the first operand has been fetched. For a sequence of LDR instructions, for instance, it will be 1 all the time.

26-27 DX Descriptor register.

Used in descriptor addressing to give the number of the register to use. 3 means R1, 2 means R2, 1 means R3, and 0 means R4.

28-29 SXSEL Source register select.

Gives the number of the source register, when there is one. 3 means R1, and so on.

30-31 DXSEL Destination register select.

Gives the number of the destination register, when there is one. 3 means R1, and so on.

A short list of registers, IOX instructions etc.

3.17.2. The (trap) status register S1.

This is a 32 bit register. Only bits 9-31 can give a trap. If one of bits 9-29 is to give a trap, the corresponding bit must be set in the trap enable (TE) register.

Bit: Meaning:

0	Not used
1	Privileged instruction allowed
2	Part done
3	Instruction reference
4	Process switch disable
5	Zero
6	Carry
7	Sign
8	Flag
9	Overflow
10	Not used
11	Invalid operation
12	Divide by zero
13	Floating underflow
14	Floating overflow
15	BCD overflow
16	Illegal operand value
17	Single instruction trap
18	Branch trap
19	Call trap
20	Breakpoint instruction trap
21	Address trap fetch
22	Address trap read
23	Address trap write
24	Address zero access
25	Descriptor range
26	Illegal index
27	Stack overflow
28	Stack underflow
29	Programmed trap
30	Disable process switch timeout
31	Disable process switch error

If bits are going to be set in S1 by software, two mnemonics can be used. D,XST1 must be used to set the bits 17-19, 21-24, or 30-31. D,S1 must be used to set the other bits.

A short list of registers, IOX instructions etc.

3.17.3. The (trap) status register S2.

This is a 12 bit register.

Bit: Meaning:

- | | |
|----|---|
| 0 | Index scaling error |
| 1 | Illegal instruction code |
| 2 | Illegal operand specifier |
| 3 | Instruction sequence error |
| 4 | Not used |
| 5 | Activate from ND-100 |
| 6 | Terminate from ND-100 |
| 7 | Not used |
| 8 | Instruction failure (FV, MOR, CPE, MME, MSE, PGE) |
| 9 | Data failure |
| 10 | Power fail |
| 11 | Processor fault |

3.17.4. The memory and cache registers.

The cache length is always 4K. The width may be 32, 64, or 128 bits. This corresponds to (byte) address ranges of 0-037777 0-077777, and 0-177777. If one cache module is present, the width is 32 bits. If 2, the width is 64 bits, and if 4 modules are present, the width is 128 bits.

The whole cache may be used (partitions 0-3). Two partitions may be used, 0-1, 1-2, or 2-3. Only one partition may be used, 0, 1, 2, or 3. The use of the cache is controlled by the data and instruction memory control registers. There are also status registers to display the status of the instruction and data cache.

A short list of registers, IOX instructions etc.

3.17.4.1. Data memory status registers (DSTS0, DSTS1, DSTS2).

DSTS0

Bits: Meaning:

0-1	Partition number
2-3	Number of partitions (0-3 means 1-4)
4	TSB-fault
5	Memory parity error
6	Cache parity error + illegal use of cache
7	Blocked. If this bit is 1, then bits 8-15 in DSTS0 and bits 12-15 in DSTS1 will be blocked (they will not change).
8	Cache parity error, cache module 0.
9	" " " " " 1.
10	" " " " " 2.
11	" " " " " 3.
12	Memory " " " " 0.
13	" " " " " 1.
14	" " " " " 2.
15	" " " " " 3.

DSTS1

Bits: Meaning:

0	Memory parity error, byte 0 (bits 7- 0).
1	" " " " 1 (" 15- 8).
2	" " " " 2 (" 23-16).
3	" " " " 3 (" 31-24).
4	Cache " " " 0 (" 7- 0).
5	" " " " 1 (" 15- 8).
6	" " " " 2 (" 23-16).
7	" " " " 3 (" 31-24).
8-9	Cache module number (0-3).
10	Memory timeout.
11	Illegal partition setting.
12	Cache control parity error, byte 0.
13	" " " " " 1.
14	" " " " " 2.
15	Cache clear is active.

DSTS2

Bits: Meaning:

0-7	Memory channel 0-7. If bit 10 in DSTS1 is 1, then some of the bits 0-7 will also be 1.
-----	--

A short list of registers, IOX instructions etc.

3.17.4.2. Data memory control registers (DCON0, DCON1).

DCON0

Bits: Meaning:

- 0-1 Select (the first) partition number
- 2-3 Number of partitions (0-3 means 1-4)
- 4 Cache disable (must be zero)

DCON1

Bits: Meaning:

- 0-1 Select cache module no. for bits 0-7. DSTS1.
- 2 HIC (hit in cache).
- 3 Clear block.
- 4 TSB trap enable.
- 5 Memory parity error trap enable.
- 6 Cache parity error trap enable.
- 7 Memory out of range trap enable.

3.17.4.3. Instruction memory status registers (ISTS0, ISTS1, ISTS2).

These registers have the same format as the data memory status registers.

3.17.4.4. Instruction memory control registers (ICON0, ICON1).

These registers have the same format as the data memory control registers.

3.17.5. Memory modus register (MMOD).

Bit: Meaning:

- 0 Alternative address area (default).
- 1 Alternative address area selected by ALTMOD.
- 2 Lock until write (not used yet)
- 3 Data do not use cache
- 4 Instruction do not use cache
- 5 Instruction memory reference from micro code

A short list of registers, IOX instructions etc.

3.17.6. Limit registers (HL,LL).

These higher and lower limit registers contain 32 bit logical addresses. They are constantly compared to logical program and data addresses, and may give trap condition if the proper address traps are enabled.

To get an address trap, the proper bit in TE must be set to 1. In addition, if the address of a memory reference (fetch, read or write) is called ADDR, trap depends on the value of D,SETLIM:

D,SETLIM is 0: $LL \leq ADDR.AND.ADDR < HL$ is true gives trap
D,SETLIM is 1: $LL \leq ADDR.OR.ADDR < HL$ is true gives trap

3.17.7. Memory management substitute registers.

ND-500 may be without memory management. Then there will be some additional registers:

DZPA and IZPA: Data and instruction memory zero point adjust registers. They are 14-bit registers and contain page numbers. A page has 2K bytes. These registers point to the physical page in the memory where the first page of the program itself is loaded.

DOPL and IOPL: Data and instruction memory upper page limit register. They are similar to DZPA and IZPA, and point to the program's last physical page in the memory.

DCINHLL, DCINHLU, ICINHLL, and ICINHLU: Data and instruction memory cache inhibit limit registers, lower and upper. They are similar to DZPA and IZPA, and inhibit write into the cache memory when the actual program's physical page number is in the range lower to upper ($LL \leq \text{pageno} \leq LU$).

DRADDRL, DRADDRM, IRADDRL, IRADDRM. Data and instruction memory least and most significant real (physical) address registers. DRADDRL and IRADDRL contain 16 bits, and DRADDRM and IRADDRM contain 8 bits. A real address is a 24-bit byte address (a real address has actually 25 bits, but the most significant bit is removed). The page number in DZPA/IZPA multiplied by 04000 is added to a program's logical data and instruction addresses, and the result goes to the real address registers. If errors occur, the real address registers are locked (that is, new real addresses will not be loaded into them before the clear-block bit in DCON1/ICON1 is set).

A short list of registers, IOX instructions etc.

3.17.8. Memory management registers.

There are two sets of these registers, one for the data memory and one for the instruction memory.

A real address is a logical address translated by the memory management system. The translated address is then shifted one position to the right, thereby discarding bit 0. The real address is therefore a halfword address.

3.17.8.1. Scratch files (ISCF, DSCF).

These are two sets of 16 16-bit registers. Such a register is addressed by loading ISCF or DSCF with a number in the range 0-15. After each access, ISCF or DSCF is incremented by 1, modulo 16.

3.17.8.2. Status registers (IMST, DMST).

Bit: Name: Meaning:

0	PALT	0: ALT mode. Locked by TSB-fault.
1	SMM0	0: SEGEQ (same segm). Locked by TSB-fault. The segment register and bits 31-27 of the logical address are equal.
2	SMM1	0: SEGZ (zero segm). Locked by TSB fault. Bits 31-27 of the logical address are zero.
3	PUS	1: Real-addressed page is used.
4	WIP	1: Real-addressed page is written into.
5	USED	0: Used. Dynamic USED-status of the hashed part of TSB. Only valid if bit 13=0.
6	TSBF	1: TSB-fault (PCN=0: 0. PCN=1: 1 if bit 5=1 or not match).
7	NEWS	0: New segment (1 when DMST). Bits 31-27 of the logical address are not all zero, and they are not equal to bits 4-0 of the segment register.
8	MMTR	1: MM-trap (locked. Inclusive or of bits 6, compl(7), 9, 10, 23).
9	ALTPV	1: ALT protect violation.
10	WRPV	1: Write protect violation.
11	PCN	1: Paging on.
12	TSBC	1: TSB clear is active (not completed).
13	FAS2A	1: Match not found in sequential TSB, if TSB fault. Sequential TSB is accessed only if TSBF = 1 and if FAS2 = 1 (in IPROCC/DPROCC) and if USED = 0 (in actual hashed TSB entry)
14	SPARE	Not defined.
15	SPARE	Not defined.
16	SP0	1: Parity error 0 (PROC0-2, DOM0-4).
17	SP1	1: Parity error 1 (DOM5-7, SEG0-4, AD19-26).
18	SP2	1: Parity error 2 (AD11-18).
19	SP3	1: Parity error 3 (BSG0-15).

Page number + two dummy bits.

A short list of registers, IOX instructions etc.

20	SP4	1: Parity error 4 (the three permit bits). See ICSEG/DCSEG, bits 5-7.
21	SPARE	0
22	SPARE	0
23	BUFTP	1: OR-ed parity error (0 if PON=0 or not used).
24	TEQ0	0: Match on PROC and DOM bit 0-4.
25	TEQ1	0: Match on SEGM (or bits 27-31) and DOM bit 5-7.
26	TEQ2	0: Match on log. addr. bits 11-18.
27	TEQ3	0: Match on log. addr. bits 19-26.
28	USED	0: used. Static USED-status of the hashed part of TSB.
29	SPARE	Not defined.
30	SPARE	Not defined.
31	SPARE	Not defined.

Locked bits are unlocked when the memory management is turned off, or when the TSB is written into.

3.17.8.3. Logical address (ILADDR,DLADDR).

These two 32-bit registers hold the instruction and data logical addresses.

3.17.8.4. WIP/PGU broadside (IWIPGU,DWIPGU).

A broadside is a 16-bit extract from a 16K bit buffer. There are two such buffers, one for WIP (written in page) and one for PGU (page used). The 16 bits represent one group of 16 pages. Each group is addressed by means of the 10 most significant bits of the real address. Bit 0 represents the page with the lowest page number of the 16, bit 15 represent the page with the highest page number. To read WIP or PGU, bit 9 in IMCNTR or DMCNTR has to be set. Then bit 7 in IPROCC or DPROCC selects either WIP or PGU. If 1, WIP is selected, and if 0, PGU. Default for this bit is 0.

3.17.8.5. Real address (IRADDR,DRADDR).

These two 24-bit registers hold the instruction and data real addresses. A real address is a logical address translated by the memory management system, and then divided by 2. The result is a halfword address.

3.17.8.6. Control registers (IMCNTR,DMCNTR).

Bit: Meaning:

- | | |
|---|---------------------------------|
| 4 | Clear ITSB or DTSB. |
| 9 | Start to read IWIPGU or DWIPGU. |

3.17.8.7. Scratch file address (ISCFA,DSCFA).

Two 4-bit registers, each pointing to one of the 32 scratch file registers (16 in each set).

A short list of registers, IOX instructions etc.

3.17.8.8. Process control registers (IPROCC,DPROCC).

Bit: Name: Meaning:

0	PROC0	Bit 0 of process number.
1	PROC1	Bit 1 of process number.
2	PROC2	Bit 2 of process number.
3	PON	Paging on.
4	TSBD	Disable TSB. 1: writing into TSB, 0: reading.
5	EX8	Bit 8 of TSB address (TSB has two ident. parts).
6	FAS2	Enable use of sequential TSB (STSB).
7	SWIP	Select WIP-part of IWIPGU/DWIPGU (default 0).

3.17.8.9. Domain registers (IDOMR,DDOMR).

Two 8-bit registers, containing the main domain number (0-255). In the ND-500 Reference Manual, DOMR is called CED (Current Executing Domain).

3.17.8.10. Alternative domain registers (IADOM,DADOM).

Two 8-bit registers, containing the alternative domain number (0-255). In the ND-500 Reference Manual, ADOM is called CAD (Current Alternative Domain).

3.17.8.11. Current segment registers (ICSEG,DCSEG).

Two 8-bit registers, containing the current segment number in bits 0-4, and the protect status in bits 5-7.

Bit: Meaning:

5	0: Shared segment status. 1: Not shared
6	0: Parameter access permitted. 1: Not permitted
7	0: Write permitted. 1: Not permitted

In the ND-500 Reference Manual, CSEG is called CES (Current Executing Segment).

3.17.8.12. Alternative segment registers (IASEG,DASEG).

Similar to current segment registers, but containing alternative segment number and status. In the ND-500 Reference Manual, ASEG is called CAS (Current Alternative Segment).

A short list of registers, IOX instructions etc.

3.17.8.13. Translate speed-up buffer page (ITSB,DTSB).

Two buffers, each contains 1024 14-bit page addresses (the page part of a real address). One is for data and one for instruction memory. Each buffer has two parts. Bit 5 (HX8) of IPROCC/DPROCC selects which part to use. Each part is divided into two sections. The lower section is addressed by a hashing algorithm, and the upper is addressed sequentially.

The hashing algorithm computes an 8-bit index by EXCLUSIVE OR-ing four numbers A, B, C, D. In the following, if AD31-27 are all zero, SEG4-0 come from the segment register, bits 4-0. If AD31-27 are not all zero, SEG4-0 come from AD31-27 (the five most significant bits of the logical address).

A:	AD22	AD11	AD16	AD15	AD14	AD13	AD12	AD11
B:	AD20	AD21	SEG4	SEG3	SEG2	SEG1	SEG0	AD17
C:	AD23	AD14	AD20	AD19	AD18	PROCC2	PROCC1	PROCC0
D:	AD15	AD16	DOM0	DOM1	DOM2	DOM3	DOM4	DOM5

3.17.8.14. Sequential TSB address register (ISTSB,DSTSB).

Two 8-bit registers. Top of sequential buffer. 0 means that the sequential buffer is empty, 0377 means that it is full (255 entries). ISTSB/DSTSB must be set and updated by software (micro program). Bit 5 (HX8) in IPROCC or DPROCC specifies which buffer part to use.

3.17.8.15. Index for hashed or sequential TSB (IEXA,DHXA).

The 8-bit index may be read and checked. There is one index for instruction memory, and one for data. Either the computed index for the hashed part of TSB is read, or ISTSB/DSTSB. This depends upon the value of bit 13 (FAS2A) of the status register (IMSTS/DMSTS). If this bit is 1, ISTSB/DSTSB is read. If it is 0, the computed index for the hashed part is read.


ND-500

LOGIC DIAGRAMS


TABLE OF CONTENTS


+++
+

Print No.	Card Id.No.	
5001	322501	CPU-SLICE
5004	322504	SEQUENCER
5005	322505	MEMORY MANAGEMENT
5007	322507	CACHE
5008	322508	ARITHMETIC 1
5009	322509	ARITHMETIC 2
5011	322511	ARITHMETIC 3
5012	322512	CONTROL I
5013	322513	ADDRESS DRIVER
5014	322514	ARITHMETIC 4
5015	322515	CONTROL II
5017	322517	CACHE CONTROL
5018	322518	PREFETCH
5019	322519	TRAP
5020	322520	4K CS RAM
5205	322564	CACHE TERMINATION (Wiring lists)
5401	324201	8K CS RAM
1981	322571	PANEL CONTROL ND-500
3022	322622	ND-500 INTERFACE



TITLE 322501 F CP		DATE F CP	
CONNECTED ACCORDING TO SCHEMATIC ECU 322-11-11		DATE 11/11/11	
COPY ACCORD TO ENCL SPEC IF-013,015 Comment		DATE 11/11/11	
CPU-SLICE Sheet 5		Print no. 5001 Class IR Page 5 of 6	
NORSE DATA AS Oslo, Norway		5B05 Replaced by	






ID NO 322504		CARD PRINT E C	
COPY ACCORD TO EQD 500-4, 80		0207/81	
Corrected		Date	
Print no 5004		Sign 3607.80	
SEQUENCER SHEET 1		Page 1 of 5	
NORSK DATA A.S Oslo, Norway		5B38	

A B C D E F G



OPCODE MAP



- Bc10 0
- Bc11 1
- Bb11 2
- Bc14 3
- Ba16 4
- Bc15 5
- Bb14 6
- Bc20 7
- Bc19 8
- Bc21 9
- Bc27 10

EP (0-10)₀

CDB (0-15)₀





ID. NO. 322504		CARD PRINT E C	
CORR. ACCORD. TO EGO 800-4, 94		98/07/81 AL/Ed	
Comment	Date	Sign	
Print no 5004		25.07.80	
Page 2 of 5		Replaced by	
NORSK DATA A.B Oslo, Norway		5B39	
Replaced by			





SEQUENCER SHEET 2

NORSK DATA A.B Oslo, Norway

5B39









(I) Use I as prefix for Instr. memory. No prefix for Data memory.
 (D) D for Data memory
 (I) I for Instr. memory


COPYRIGHTED TO ECG 500-1 & 500-21		DATE 19/08/81		BY AL	
500-24, 500-38, 500-48		19/08/81		B-A/AL	
Concluded		Date		Sign	
MEMORY MANAGEMENT SHEET 2		Part no. 5005 Doc AL 26.01.81 Comp. 34 Page 2 of 6		Replaced by 5B87 Replaced by	
NORISK DATA AS Oslo, Norway					




322505		J D	
COPY ACCORDING TO RGS 300-A 300-31		300-31, 300-32, 300-40	
Date		30/08/80	
Drawn		B. J. M.	
Checked		B. J. M.	
Project no.		5005	
Rev.		1	
Page		Page 3 of 6	
Replacement for		5B88	
NORSK DATA AS		Oslo, Norway	
Signed by		B. J. M.	



ED NO	CMD	PRNT
322505	J	D
CONR ACCORD TO ECU 500-B.900-31		
500-34, 500-35, 500-49	03/08/81	AL
	19/08/81	Sub/AL
Comments	Date	Sign
Print no / Basis	Drawn AL	25.01.81
5005	Drawn JH	
Replacement for	Page 4 of 6	
NORSK DATA A.B Oslo, Norway		
5B89		
Replaced by		




	11-00000 Dc 15	10 NO 322505	CARD J	PRINT D
CORR. ACCORD TO ECO 300-8, 300-31 300-34, 300-39, 500-49	03/08/87 18/08/87	AL End AL		
Continued	Date	Sign.		
<u>MEMORY MANAGEMENT SHEET 5</u>	First no. 5005	Drawn BW 26. 01. 87 Calc. JH Page 5 of 6	Reproduction for	5890
NORSK DATA A.S Oslo, Norway		Reproduced by		



(I): Use I as prefix for Instr. memory.
No prefix for Data memory.
(X)=D for Data memory.
(O)=I for Instr. memory.

TO NO	CARD PRINT
322505	J D
CORR ACCORD TO ECO 500-B, 500-31	
500-34, 500-39, 500-49	18/08/81
Corrected	
Date	Sign
Printed All	Drawn J.H.
5005	Page 6 of 6
Replacement for	
NORSK DATA A.S Oslo, Norway	
5891	
Requested by	






Diagram showing a grid of data points (A-F, 1-4) with various labels and values. The grid is organized into columns labeled A through F and rows labeled 1 through 4. Each cell contains a small table of values, often with a label like 'ED3', 'CDE3', 'IRE3', 'ORC3', 'CWBC', 'MWBC', 'SE30', 'SE03', 'SE13', 'SE23', 'SE02', 'SE12', 'SE31', 'SE01', 'SE20', 'SE30'.

Labels at the top: A, B, C, D, E, F.

Labels on the left: 1, 2, 3, 4.

Labels on the right: 1, 2, 3, 4.

Labels at the bottom: PA(0-15), AD(0-15), PD(0-31), DI(0-31).






Form details:

Form ID: 322506 A A


Form Title: CACHE MODULE

Form Content:




Corrected	Date	Sign
Print no.	Drawn AL	04/06/81
5006	Comp JH	
Page 6 of 5		
NORSK DATA A.S		
Oslo, Norway		
Replaced by		





TS NO. 322506		CARD PRINT A A	
Corrected		Date	Sign
Print no. 5006		Drawn AL	04/05/81
NORSK DATA A.S.		Core. JH	Page 5 of 5
Oslo, Norway		Replacement for	
Replaced by			



322507 G C		08/12/80	BM
500-12, 500-21		12/03/81	AL
Comment		Date	Page
CACHE		5007	Page 2 of 5
NORSK DATA A.S Oslo, Norway		5B13	
Printed by		5/5/08/80	
Drawn by		JAN	
Checked by		Page 2 of 5	
Reproduction No.		5B13	
Produced by			








CORR ACCORD TO ECO 500-5, 500-3, 300-13, 500-21		02/12/80		BW	
12/02/81		AL			
Print no.		5007		Revised: 05.09.80	
Com: JH		Page 3 of 5			
Replacement for		5814			
Replaced by					





322507 G C


COMM. ACCORD TO ECO 300-5, 300-7		02/12/80	BW
300-12 300-7		12/03/81	AL
Comment	Date	Sign	
CACHE		Print no.	5007
		Drawn	EE 08.80
		Case	JH
		Page	4 of 5
NORSK DATA A.S		5B15	
Oslo, Norway		Replaced by	




		FILE NO.		CARD PRINT	
		322507		G C	
CONF. ACCORD TO ECO 500-5, 500-2, 500-12, 500-21			02/12/80		BN
			12/12/81		AL
Comment			Date		Sign
<div style="border: 1px solid black; padding: 10px; text-align: center;"> <h1>CACHE</h1> </div>			Print no		Brown 2nd 05.08.80
			5007		Code JH
			Page 5 of 5		
<div style="border: 1px solid black; padding: 10px; text-align: center;"> <h1>NORSK DATA A.S</h1> <p>Oslø, Norway</p> </div>			Replacement for		
			5869		
			Reviewed by		












TYPE		CLASS PART	
322508		E D	
CORR. ACCORD TO B22 100-12		22/01/81	
Comment		Date	
Print no		B22 100-12	
5008		Code TU	
Page 4 of 4		Replacement for	
NORSK DATA AS		5B85	
Oslo, Norway		Replaced by	






322508 E E


CORR. ACCORD TO ECU	
Comment	Date
ARITH. 1	
Print no. 5008	Drawn by: J. E. E.
Page 2 of 4	
NORSE DATA AS Oslo, Norway	
5883	




NO. 322508 E E CORR ACCORD TO ECO		Date: _____ Sign: _____	
ARITH. 1		Print no: 5008 Code: TU Page 3 of 4	Drawn: DSK, CH/ED/ST Checked: _____ Approved: _____
NORSE DATA AS Oslo, Norway		5B84	



322508 E E	
CORR. ACCORD TO 820	
Comment	Rev.
ARITH. 1	5008
NORSK DATA A/S Oslo, Norway	
Printed in	Oslo, Norway
Replaced by	5885



RD NO. 322509		CARD PRINT F C	
CORR. ACCORD TO ECO. 500-16800-1		REV. 01/81	
500-16		DATE/01	
Comments		Date	
PRINT NO. 5009		Circ. TU	
Page 1 of 4		Replacement for	
ARITH. 2		5B70	
NORSK DATA A.S. Oslo, Norway		Replaced by	





Ab5 SA40,
Ab4 SA41,
Ac4 SA42,
Ab3 SA43,
Ac3 SA44,
Aa5 SA45,
Aa3 SA46,
Aa4 SA47,
Ba10 SA48,
Bc9 SA49,
Bc10 SA50,
Ba11 SA51,
Bc11 SA52,
Ba12 SA53,
Bc12 SA54,
Ba8 SA55,
Ba14 SA56,
Ba19 SA57,
Bb13 SA58,
Ba18 SA59,
Bb12 SA60,
Bc14 SA61,
Bc18 SA62,
Ba13 SA63,

Cb2


Ca28 SB8,
Cc27 SB9,
Ca27 SB10,
Ca25 SB11,
Cc25 SB12,
Ca26 SB13,
Cc26 SB14,
Ca23 SB15,
Ca24 SB16,
Cc23 SB17,
Cc22 SB18,
Ca22 SB19,
Ca16 SB20,
Cc16 SB21,
Ca17 SB22,
Ca21 SB23,
Cc20 SB24,
Ca20 SB25,
Cc19 SB26,
Cc17 SB27,
Ca19 SB28,
Cc18 SB29,
Ca18 SB30,
Cc13 SB31,
Cc14 SB32,
Ca14 SB33,
Ca13 SB34,
Ca11 SB35,
Cc11 SB36,
Ca12 SB37,
Cc12 SB38,
Ca4 SB39,

Ab26 SB40,
Ab28 SB41,
Ab27 SB42,
Ac28 SB43,
Ab22 SB44,
Ac26 SB45,
Aa25 SB46,
Ac27 SB47,
Aa28 SB48,
Aa27 SB49,
Aa26 SB50,
Ab24 SB51,
Ac10 SB52,
Ac22 SB53,
Aa22 SB54,
Aa9 SB55,
Ab7 SB56,
Aa6 SB57,
Ac6 SB58,
Aa8 SB59,
Ab8 SB60,
Ac8 SB61,
Ab10 SB62,
Aa7 SB63,


ADDEN,
SA40, N40,
SA41, N41,
SA42, N42,
SA43, N43,
SA44, N44,
SA45, N45,
SA46, N46,
SA47, N47,
SA48, N48,
SA49, N49,
SA50, N50,
SA51, N51,
SA52, N52,
SA53, N53,
SA54, N54,
SA55, N55,
SA56, N56,
SA57, N57,
SA58, N58,
SA59, N59,
SA60, NN60,
SA61, NN61,
SA62, NN62,
SA63, NN63,




ID. NO. 322509		CARD PRINT F C	
CORR. ACCORD TO ECO 800-16500-16		06/04/81	AL
500-28		08/07/81	1
Comment	Date	Sign.	
PRINT NO. 5009		30/08/80	30/08/80
ARITH. 2		Page 4 of 4	
NORSK DATA AS Oslo, Norway		5873	






ITEM 322511		C C	
Comment		Date	Sign
ARITH.3		Print no. 5011	Drawn 2001.20.05.00
NORSK DATA AS Oslo, Norway		Conn. TU	Page 1 of 3
Replaced by		5B75	







322511		C C	
Comment	Date	Printed	Drawn
ARITH.3		5011	From DBL 2804/80
NORSK DATA AS Oslo, Norway		Page 3 of 5	
SB77		Replacement for	









H1 = R1
H2 = R2
H3 = R3
H4 = R4
H5 = R5
H6 = R6
H7 = R7


322512		E C	
CONTRACT ASSIGNMENT TO SEE SEE 2	06.02.82	Rev.	
REV. 12	24.02.82	Rev.	
CONV. ACCORD TO ENR. SPEC. 81-075	24.03.81	Rev.	
Corrected	24.03.81	Rev.	
CONTROL I		Printed on 5012	
Sheet 5		Drawn 2405/80	
NORSK DATA A.S.		Code NAD	
Oslo, Norway		Page 5 of 5	
Replaced by		5B16	





327583		E D	
ADDRESS DRIVER		5013	
SHEET 3		Page 3 of 4	
NORSE DATA AS		5856	
Oslo, Norway		Manufactured by	



NO. NO. 32254		EAD. PART. E D	
COPY ACCORDING TO BOX SIDE-10		24/12/81	
Comment		Date	
Printed on		Sign	
ARITH. 4		5014	
NORSE DATA A.S. Oslo, Norway		Page 1 of 8	
5856		Replacement by	







A

B

D

E

F


G

XD TRANSCEIVERS

CONTROL STORE PARITY CHECKING


CONTROL STORE TRANSCEIVERS

CDB10-321




TOTAL	CARD	PRINT
322575	6	C


COPY ACCORD TO ECO 500-6 Rev. 8		03/08/81	AL/8-1
500-18 500-25 500-32		09/07/81	AL/8-1
Comment	Date	Sign	
CONTROL II		Print no. 5015	Revised BW 25.07.80
SHEET 1		Conn. NAO	Page 1 of 6
NORSK DATA A.S. Oslo, Norway		5B26	




TO NO	CARD	PRINT
322515	6	C
CORR. ACCORD TO ECO. 500-5 Rev. 8		
500-18 500-25 500-38		
Comment		
Date		
Sign		
Priv. no. 5015		
Owner BW/25.07.80		
Cust. NAG		
Page 2 of 6		
Replacement for		
CONTROL II SHEET 2		
NORSK DATA AS		
Oslo, Norway		
5B27		
Replaced by		




322515		6 C	
CORR. ACCORD TO ECO 502-6 Rev. 1		AL 1/1	
502-18, 502-25, 502-38		02/07/81	
Controlled		Date	
5015		Sign	
CONTROL II		PFS no. 5015	
SHEET 3		Drawn BW 25.07.80	
NORSK DATA AS		Cogn NAO	
Oslo, Norway		Page 3 of 8	
5B28		Replacement for	





READ / WRITE WCS




XD CONTROL




















PREFETCH CONTROL




		INDEX CARD 322515 6 C	
CORRE ACCORD TO ECO 500-6 Rev. 8 500-28 500-28, 500-38		01/01/81 01/01/81	AL/2-2 AL
Comment		Date	Sign.
<u>CONTROL II</u> <u>SHEET 6</u>		Print no. 5015	Brown BW 28, 07.8 Code NAQ Page 4 of 6
NORSE DATA A.B Oslo, Norway		Registered for 5829	
		Registered by	





ID NO 322517		CARD PRINT J E
CORR. ACCORDING TO ECO 500-14 REVE		23/02/81 BW
ECO 500-22, 100-20, 500-14 Rev. G. 31		11/09/81 BW/1/5
Corrected	Date	Sign
Print no 5017		Drawn BW 01/12/80
SHEET 2		Page 2 of 6
NORSK DATA A.S Oslo, Norway		5B47
Replaced by		



ID NO 322517		CARD PRINT J E	
COPY ACCORDING TO ECO 500-1 REV. B		23/02/81	
ECO 500-77, 800-28, 900-4 Rev. C, 91		11/04/81	
Corrected		Date	
Sign		Sign	
Part no / Scale		Drawn BW/01/12/80	
5017		Cont JH	
Replacement for		Page 3 of 6	
NORSK DATA A.S Oslo, Norway		5B48	
Replaced by			





















A

B


D

F

G




10 NO	322517	CARD	PRY
COMP. ACCORDING TO ECO 500-14 REV. B	23/02/81	BN	
ECO 500-22, 500-29, 500-14 Rev. C.51	11/09/81	BNAL / B.L.	
Current	Date	Sign.	
CACHE CONTROL	Print no	Drawn	BW 01/12/81
SHEET 4	5017	Cont	J.H.
NORSK DATA A.S		Page	4 of 6
Oslo, Norway		Revised	by



NOTE:
 (X) = D IN DATA POS.
 (Y) = I IN INSTR POS.
 (Z) = I IN INSTR POS.
 (W) = I IN DATA POS.

ID NO 322517		CARD PRINT J E	
CORR. ACCORDING TO ECO 500-16 REV. B		23/02/81	
ECO 500-22, 500-23, 500-24, 500-25, 500-26, 500-27, 500-28, 500-29, 500-30, 500-31, 500-32, 500-33, 500-34, 500-35, 500-36, 500-37, 500-38, 500-39, 500-40, 500-41, 500-42, 500-43, 500-44, 500-45, 500-46, 500-47, 500-48, 500-49, 500-50, 500-51, 500-52, 500-53, 500-54, 500-55, 500-56, 500-57, 500-58, 500-59, 500-60, 500-61, 500-62, 500-63, 500-64, 500-65, 500-66, 500-67, 500-68, 500-69, 500-70, 500-71, 500-72, 500-73, 500-74, 500-75, 500-76, 500-77, 500-78, 500-79, 500-80, 500-81, 500-82, 500-83, 500-84, 500-85, 500-86, 500-87, 500-88, 500-89, 500-90, 500-91, 500-92, 500-93, 500-94, 500-95, 500-96, 500-97, 500-98, 500-99, 500-100		INSTRUMENT RW/1/1/1	
Corrected		Date	
Drawn		Sign	
Print no. / Scale		Drawn by Date	
5017		01/12/80	
Replacement for		Page 5 of 6	
NORIK DATA A.B Oslo, Norway		5B50	
Replaced by			



ID NO. 322517		CARD FRONT	
CORRECTED ACCORDING TO ECU 800-74		18.08.81	
22		1808/81	
Corrected		Date	
Print no./		Drawn by	
5017		Contr. JH	
Page 1 of 6		Page 1 of 6	
NORSK DATA A.S.		5B46	
Data, Norway		Replaced by	

A


















B

D

L

F

G



NO NO 322517	CARD PRINT J G	18.08.81	B-1
CORRECTED ACCORDING TO ECO 800-4T	11/08/81	BN	
Comment	Date	Sign	
Print no 5017	Drawn BN 10/03/81	Case JH	Page 2 of 8
Replacement for	5B47		
NORSK DATA AS Oslo, Norway			
Replaced by			

B

D

E

F

G

1

2

3

4

5





























1

2


3

4

5





CORRECTED ACCORDING TO ECO 800-45		12.08.81	12.08.81
52		12.08.81	12.08.81
Corrected		Drawn	Sign
CACHE CONTROL		Print no	Drawn
SHEET 4		5017	1410/301
NORSK DATA A.S		Com: JH	Page 4 of 6
Oslo, Norway		Replacement for	5849
		Replaced by	




NOTE:
 (X) = D IN DATA POS.
 (X) = I IN INSTR. POS.
 (X) = I IN INSTR. POS.
 (X) = IN DATA POS.

ID NO		CARD PRINT	
322517		J G	
CORRECTED ACCORDING TO ECO 802-22		18.08.01	Red
32		11/08/01	Red
Corrected	Date	Sign	
CACHE CONTROL		Print no./	Drawn by
SHEET 5		5017	10/03/01
Replacement for		Card 34	Page 5 of 8
NORBX DATA A.8		5B50	
Oslo, Norway		Replaced by	







ID NO		CARD PRNT	
322518		K B, K	
CORR. ACCORDING TO ECU 500-2, 500-3		08/12/88	
500-3 Rev. B/500-11 Rev. B, 500-23		08/04/81	
500-27, 38 Rev. B, 43, 54		23/09/81	
Drawn		Date	
5018		08/08/80	
PREFETCH		Page 1 of 5	
NORSK DATA A.S		5892	
Oslo, Norway		Replaced by	




TO NO 322518		CARD FROM K B, K	
CORR. ACCORDING TO ECD 500-3, 500-9		07/12/80	Swid
500-3 Rev. B1 500-11 Rev. B, 500-23		05/04/81	Al
500-27, 32 Rev. B, 43, 54		23/09/81	BNL/End
Corrected	Date	Sign	
Print no. / Scale		Drawn AL	06/08/80
5018		Conte DR	
Page 2 of 5		Replacement for	
NORSK DATA A.S Oslo, Norway		5B93	
Replaced by			



TO NO		322518	CARD PRINT	K B, K
CORR. ACCORDING TO ECQ 500-3, 500-8		02/12/80	Sund	
500-3 Rev 8/500-11 REV 8/500-22		08/05/81	AL	
500-27, 33 Rev 8/43, 84		23/09/81	BW/Sund	
Corrected		Date	Sign	
Print no /		5018	06/08/80	
Scale			Contr. I.R.	
Replacement for			Page 3 of 5	
NORSK DATA A.S			5B94	
Oslo, Norway			Released by	



TR. NO.		CARS PRINT	
322518		K B, K	
CORR. ACCORDING TO ECO 500-3, 500-9		02/17/80	
500-3 REV. B, 500-11 REV. B, 500-23		01/04/81	
500-27, 33 REV. B, 43, 54		21/09/81	
Corrected		Date	
5018		5018	
NORSK DATA A.S.		5B95	
Oslo, Norway		Oslo, Norway	





XD-TRANSCEIVERS

CONTROL STORE TRANSCEIVERS
















CSDB (0-31)

XD-CONTROL



MCL₀




CS-TRANS CONTROL




CONTROL STORE PARITY CHECKING




TO: NO. 322519		CARD PRINT L 8	
CORR. ACCORD TO ECD 300-12 Rev. 8		02/04/81 RW/6nd	
500-20, 26, 28, 36, 37, 44, 28 Rev. 8, 30, 33		24/09/81 BW/14 AL	
ENR. SPEC. 01-24		03/07/81 8nd	
Commented		Date	
Print no. 7		Drawn AL 01/12/80	
5019		Circ. NAC	
Replacement for		Page 1 of 6	
NORWK DATA A.B Oslo, Norway		Replaced by	




JDR		CARD PRINT	
327519		L B	
COPY ACCORD TO ECD 300-12, Rev B		03/04/81	
500-20, 25, 26, 27, 44, 29 Rev B, 5019		20/08/81	
ENG SPEC 81-24		09/01/81	
Corrected		Date	
Drawn AL		01/12/80	
5019		Page 2 of 6	
Replacement for		Replacement by	
WORK DATA A.8		Oslo, Norway	



TO NO		CAND		PRNTY	
322519		L		B	
COPY ACCORD TO ECD 300-12, Rev. II		03/04/81		BW/AL	
500-20, 26, 28, 29, 31, 44, 28, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100		28/02/81		BW/EL/AL	
ENG. SPEC. 81-2		03/07/81		Fud	
Corrected		Date		Sign	
Print no. 1		Drawn		5019	
Drawn		5019		Page 3 of 8	
Replacement for		Replacement for		Replacement for	
NORISK DATA A.B		Oslo, Norway		Replacement for	











TO NO	CARD	PRINT
322519	L	B
CORP. ACCORD TO EGO 500-12, Rev. B		
500-20, 26, 28, 35, 37, 44, 28	Rev. B 5053	Rev. B 5053
ENB. SPEC. 81-24		
Corrected	Date	Sign
<div>TRAP</div> <div>ILLEGAL CODES, ADDRESS</div> <div>TRAPS, TRACE TRAPS</div>		
<div>NORSK DATA A.B</div> <div>Oslø, Norway</div>		
Print no./	Drawn	Drawn
5019	01/12/80	01/12/80
Page 4	of 6	
Replaced by		
Replaced by		




EXTERNAL TRAPS (ASYNC. INTERRUPTS)


ID. NO		CARD PRINT	
322519		L B	
CORR. ACCORD TO ECU 500-12, Rev. B		03/04/81	BW/AL
500-20, 26, 28, 29, 37, 44, 26 Rev. B, 50.52		24/08/81	BW/EM/AL
ENG. SPEC. 01-24		03/07/81	Paul
Corrected	Date		Sign
Print no 1		Drawn AL	10/12/80
Scale		Cont. NAO	
5019		Page 5 of 6	
Replacement for			
NORSK DATA A.B		Oslo, Norway	
Replaced by			



JDR NO		CARD PRINT	
322519		L B	
COPY ACCORD TO ECO 300-12, Rev B		04/03/81	BMAL
500-20, 26, 28, 36, 44, 48, 50, 52		26/08/80	BMH/MAL
ENR 3P56, 81-24		03/07/81	C-4
Corrected		Date	Sign
TRAP		Print no./	Drawn AL 01/08/80
SHEET 6		Scale	Comd MAG
5019		Page 6 of 6	
NORSK DATA A.B		Replacement for	
Oslo, Norway		Replaced by	



The memory IC's, Hitachi 6147-3 (Intel 2147-3), should be connected as follows:



The address lines X (0-11) are equal to:

AB (0-10), if the IC is placed columns A or B on the card
 CD (0-10), _____ C or D _____
 EF (0-10), _____ E or F _____
 GH (0-10), _____ G or H _____

The EXT2 signal is equal to:




EXTAB, if the IC is placed in columns A or B on the card
 EXTCD, _____ C or D _____
 EXTEF, _____ E or F _____
 EXTGH, _____ G or H _____

ITEM: 322520 C C

4K CS RAM		Printed on: 28/07/80
5020		Code: NAO
NORSK DATA AS Oslo, Norway		Page 1 of 3
5B66		Revised by:

/Da 13/ 0
 /Dc 13/ 1
 /Da 14/ 2
 /Dc 14/ 3
 /Dc 17/ 4
 /Da 17/ 5
 /Dc 16/ 6
 /Da 16/ 7
 /Da 15/ 8
 /Dc 15/ 9
 /Dc 21/ 10
 /Dc 24/ 11
 /Da 24/ 12
 /Dc 23/ 13

ADDRESS BUFFERS




ITEM		CAGE	
322520		C C	
Drawing Code		Rev	
5020		10/27/60	
NORSE DATA AS		5B67	
Oslo, Norway		Revised by	


A	B	C	D	E	F	G
CSDAT0, Ba5	CSDAT24, Ba17	CSDAT48, Ba29	CSDAT72, Aa19	CSDAT96, Aa29	CSDAT120, Ca21	CSDAT132, Cc24
CSDAT1, Bc5	CSDAT25, Bc17	CSDAT49, Bc29	CSDAT73, Ac19	CSDAT97, Ac29	CSDAT121, Cc21	CSDAT133, Ca24
CSDAT2, Ba6	CSDAT26, Ba18	CSDAT50, Ba30	CSDAT74, Aa14	CSDAT98, Aa26	CSDAT122, Ca22	CSDAT134, Ca23
CSDAT3, Bc6	CSDAT27, Bc18	CSDAT51, Bc30	CSDAT75, Ac14	CSDAT99, Ac26	CSDAT123, Cc22	CSDAT135, Cc23
CSDAT4, Bc4	CSDAT28, Bc16	CSDAT52, Bc28	CSDAT76, Ac16	CSDAT100, Ac24	CSDAT124, Cc20	CSDAT136, Cc29
CSDAT5, Ba4	CSDAT29, Ba16	CSDAT53, Ba28	CSDAT77, Aa12	CSDAT101, Aa24	CSDAT125, Ca20	CSDAT137, Ca29
CSDAT6, Bc3	CSDAT30, Bc18	CSDAT54, Bc27	CSDAT78, Aa11	CSDAT102, Ac29	CSDAT126, Cc19	CSDAT138, Ca30
CSDAT7, Ba3	CSDAT31, Ba15	CSDAT55, Ba27	CSDAT79, Ac11	CSDAT103, Aa29	CSDAT127, Ca19	CSDAT139, Cc30
CSDAT8, Ba9	CSDAT32, Ba21	CSDAT56, Aa5	CSDAT80, Aa17	CSDAT104, Aa29	CSDAT128, Ca29	CSDAT140, Cc28
CSDAT9, Bc9	CSDAT33, Bc21	CSDAT57, Ac5	CSDAT81, Ac17	CSDAT105, Ac29	CSDAT129, Cc25	CSDAT141, Ca28
CSDAT10, Ba10	CSDAT34, Ba22	CSDAT58, Aa6	CSDAT82, Aa18	CSDAT106, Aa30	CSDAT130, Ca26	CSDAT142, Cc27
CSDAT11, Bc10	CSDAT35, Bc22	CSDAT59, Ac6	CSDAT83, Ac18	CSDAT107, Ac30	CSDAT131, Cc26	CSDAT143, Ca27
CSDAT12, Bc8	CSDAT36, Bc20	CSDAT60, Ac4	CSDAT84, Ac16	CSDAT108, Ac28		
CSDAT13, Ba8	CSDAT37, Ba20	CSDAT61, Aa4	CSDAT85, Aa16	CSDAT109, Aa28		
CSDAT14, Ba7	CSDAT38, Ba19	CSDAT62, Aa3	CSDAT86, Ac18	CSDAT110, Aa27		
CSDAT15, Bc7	CSDAT39, Bc19	CSDAT63, Ac3	CSDAT87, Aa15	CSDAT111, Ac27		
CSDAT16, Ba13	CSDAT40, Ba25	CSDAT64, Aa9	CSDAT88, Aa21	CSDAT112, Cc10		
CSDAT17, Bc13	CSDAT41, Bc25	CSDAT65, Ac9	CSDAT89, Ac21	CSDAT113, Ca11		
CSDAT18, Ba14	CSDAT42, Ba26	CSDAT66, Aa10	CSDAT90, Aa22	CSDAT114, Cc11		
CSDAT19, Bc14	CSDAT43, Bc26	CSDAT67, Ac10	CSDAT91, Ac22	CSDAT115, Ca12		
CSDAT20, Bc12	CSDAT44, Bc24	CSDAT68, Ac8	CSDAT92, Ac20	CSDAT116, Ca10		
CSDAT21, Ba12	CSDAT45, Ba24	CSDAT69, Aa8	CSDAT93, Aa20	CSDAT117, Cc9		
CSDAT22, Ba11	CSDAT46, Bc23	CSDAT70, Ac7	CSDAT94, Aa19	CSDAT118, Ca9		
CSDAT23, Bc11	CSDAT47, Ba23	CSDAT71, Aa7	CSDAT95, Ac18	CSDAT119, Cc8		

10. NO. 322520 CARD PRINT C C

Computed		Date	Sign
4K CS RAM		Printed on	Drawn 29/07/80
5020		Case NAO	Page 3 of 3
NORSK DATA A.S. Oslo, Norway		5B68	
Replaced by			



The memory IC's Hitachi 6147-3 should be connected as follows:



X(0-11), and CSX(0-1)₂ are connected as follows:

AB(0-11): (n)A n=7-38, (n)B n=7-38, (n)C n=31-38
 CD(0-11): (n)C n=7-30, (n)D n=7-38, (n)E n=23-38
 EF(0-11): (n)E n=6-22, (n)F n=7-38, (n)G n=15-38
 GH(0-11): (n)G n=7-14, (n)H n=7-38, (n)J n=7-38

 CSAB₀: (n+2)A n=5-35, (n+2)B n=5-35
 CSAB₁: (n+2)A n=6-36, (n+2)B n=6-36
 CSCD₀: (n+2)C n=5-35, (n+2)D n=5-35
 CSCD₁: (n+2)C n=6-36, (n+2)D n=6-36, (n+2)E n=22-36
 CSEF₀: (n+2)E n=4-16, (n+2)F n=19-35, (n+2)G n=5-35
 CSEF₁: (n+2)E n=5-17, 22E (n+2)F n=6-36, (n+2)G n=12-36
 CSGH₀: (n+2)G n=5-35, (n+2)H n=5-35, (n+2)J n=5-35
 CSGH₁: (n+2)G n=6-10, (n+2)H n=6-36, (n+2)J n=6-36

CSDAT(10-14)₁


The above text changed 17.08.81/Emil

NO. 324201	CARD B	PRINT A
CORRECTED ACCORDING TO ECD 500-48		
17.08.81		
E.A.		
Corrected	Date	Sign.
Printed by	Drawn by	22/06/81
5401	Core	Page 1 of 3
Replacement for		
NORSK DATA A.S Oslo, Norway		
Replaced by		





	DDMM	CARD	PRINT
	326201	B	A
CORRECTED ACCORDING TO EEO 500-48	17.08.81	E-4	
Commented	Date	Sign.	
<u>8K CS RAM</u>	Print no./ Scale 5401	Drawn BW Comp. NLO Page 2 of 3	22/06/81
	Replacement for		
NORSK DATA A.S. Oslo, Norway	Prepared by		

	A	B	C	D	E	F	G
1	CSDAT0, Ba5	CSDAT24, Ba17	CSDAT48, Ba29	CSDAT72, Aa18	CSDAT96, Aa25	CSDAT120, Ca21	CSDAT132, Cc24
	CSDAT1, Bc5	CSDAT25, Bc17	CSDAT49, Bc29	CSDAT73, Ac19	CSDAT97, Ac25	CSDAT121, Cc21	CSDAT133, Ca21
	CSDAT2, Ba6	CSDAT26, Ba18	CSDAT50, Ba30	CSDAT74, Aa19	CSDAT98, Aa26	CSDAT122, Ca22	CSDAT134, Ca23
	CSDAT3, Bc6	CSDAT27, Bc18	CSDAT51, Bc30	CSDAT75, Ac19	CSDAT99, Ac26	CSDAT123, Cc22	CSDAT135, Cc23
	CSDAT4, Bc4	CSDAT28, Bc16	CSDAT52, Bc28	CSDAT76, Ac18	CSDAT100, Ac24	CSDAT124, Cc20	CSDAT136, Cc29
2	CSDAT5, Ba4	CSDAT29, Ba16	CSDAT53, Ba28	CSDAT77, Aa12	CSDAT101, Aa24	CSDAT125, Ca20	CSDAT137, Ca29
	CSDAT6, Bc3	CSDAT30, Bc15	CSDAT54, Bc27	CSDAT78, Aa11	CSDAT102, Ac23	CSDAT126, Cc19	CSDAT138, Ca30
	CSDAT7, Ba3	CSDAT31, Ba15	CSDAT55, Ba27	CSDAT79, Ac11	CSDAT103, Aa23	CSDAT127, Ca19	CSDAT139, Cc30
	CSDAT8, Ba9	CSDAT32, Ba21	CSDAT56, Aa5	CSDAT80, Aa17	CSDAT104, Aa28	CSDAT128, Ca25	CSDAT140, Cc28
	CSDAT9, Bc9	CSDAT33, Bc21	CSDAT57, Ac5	CSDAT81, Ac17	CSDAT105, Ac25	CSDAT129, Cc25	CSDAT141, Ca28
	CSDAT10, Ba10	CSDAT34, Ba22	CSDAT58, Aa6	CSDAT82, Aa18	CSDAT106, Aa30	CSDAT130, Ca26	CSDAT142, Cc27
3	CSDAT11, Bc10	CSDAT35, Bc22	CSDAT59, Ac6	CSDAT83, Ac18	CSDAT107, Ac30	CSDAT131, Cc26	CSDAT143, Ca27
	CSDAT12, Bc8	CSDAT36, Bc20	CSDAT60, Ac4	CSDAT84, Ac16	CSDAT108, Ac28		
	CSDAT13, Ba8	CSDAT37, Ba20	CSDAT61, Aa4	CSDAT85, Aa16	CSDAT109, Aa28		
	CSDAT14, Ba7	CSDAT38, Ba19	CSDAT62, Aa3	CSDAT86, Ac15	CSDAT110, Aa27		
	CSDAT15, Bc7	CSDAT39, Bc19	CSDAT63, Ac3	CSDAT87, Aa15	CSDAT111, Ac27		
	CSDAT16, Ba13	CSDAT40, Ba25	CSDAT64, Aa9	CSDAT88, Aa21	CSDAT112, Cc10		
	CSDAT17, Bc13	CSDAT41, Bc25	CSDAT65, Ac9	CSDAT89, Ac21	CSDAT113, Ca11		
	CSDAT18, Ba14	CSDAT42, Ba26	CSDAT66, Aa10	CSDAT90, Aa22	CSDAT114, Cc11		
	CSDAT19, Bc14	CSDAT43, Bc26	CSDAT67, Ac10	CSDAT91, Ac22	CSDAT115, Ca12		
	CSDAT20, Bc12	CSDAT44, Bc24	CSDAT68, Ac8	CSDAT92, Ac20	CSDAT116, Ca10		
	CSDAT21, Ba12	CSDAT45, Ba24	CSDAT69, Aa8	CSDAT93, Aa20	CSDAT117, Cc9		
5	CSDAT22, Ba11	CSDAT46, Bc23	CSDAT70, Ac7	CSDAT94, Aa19	CSDAT118, Ca9		
	CSDAT23, Bc11	CSDAT47, Ba23	CSDAT71, Aa7	CSDAT95, Ac19	CSDAT119, Cc8		





TYPE NO. 324201		CARD PRINT B A	
CORRECTED ACCORDING TO EEO 500-46		FR. 08.91	B-4
Corrected		Date	Sign
Printed on 5401		Drawn 22/06/81	Page 3 of 3
8K CS RAM		NORISK DATA AS Oslo, Norway	
Replaced by		Replaced by	



ID NO. 322622		CARD PRINT G C.F.G.	
CONFR. ACCORD TO ECO 100-119		02.10.80	
100-141 Rev. B, 100-151 Rev. B, 100-164		31/08/81	
Completed	Date	Sign	
N500 INTERFACE		Print no. 3022	Drawn 20/06/80
BUS MULTIPLEXERS		Page 2 of 6	
NORSK DATA A.S. Oslo, Norway		5A71	
Replaced by			




TO NO. CARD PRINT	
322622 G C.F.B.	
CONS. ACCORD TO BCD 100-118	02 12 80
100-141 Rev. B, 100-151 Rev. B	31/04/80
Comments	Date
N500 INTERFACE	
IDENT REGS	
NORSK DATA AS	
Oslo, Norway	
Print no.	3022
Rev.	1/1
Page	2 of 5
5A73	




TO NO. CARD PRINT		322622 G C.F.B.	
COPY ACCORD TO ECO 100-178, 100-141 Rev. B, 100-151 & 100-164		02.12.80	AK
		31/08/81	BW
Commented	Date	Sign.	
N500 INTERFACE EUROBUS - INTERFACE		Print no. 3022	Drawn 29/08/80
		Page 5 of 6	
NORSK DATA A.S. Oslo, Norway		5A74	

UPPER




SEUL1




SEUL1


LOWER




SELL1




SELL1




RUL0



RUL0






RLL0













RLL0

UPPER LIMIT



LOWER LIMIT



ID NO. CARD PRINT	
322622 0 C.F.G	
COMP. ACCORD TO ISO 100-118	02.12.88 AL
100-141 Rev. B 100-151 Rev. B 100-164	24/08/88 BMS
Comment	Date
Print no. 3022	Page 6 of 6
N500 INTERFACE LIMIT REGISTERS AND COMPARATOR	
NORISK DATA A/S Oslo, Norway	
5A75	

NORSK DATA A.S Oslo, Norway		Title 5205, CACHE TERMINATION WIRING LIST		Drawing no. Page 1 of 3	
CONNECTOR PIN (ROW A AND C OPPOSITE OF BACKWIRING)		RESISTOR NETWORK PIN		SIGNAL INSTR: CACHE (POS. 1-4) B-CONNECTOR AI (0-15)	
				SIGNAL DATA CACHE (POS. 6-9) A-CONNECTOR AD (0-15)	
a5	8A6	0	3		
c5	8A5	2	2		
a6	8A4	9	1		
c6	8A3	11	0		
a7	8A2	10	8		
c7	8A1	8	9		
a8	8A8	1	10		
c8	8A9	3	11		
a9	8A10	15	15		
c9	8A11	14	14		
a10	8A12	13	13		
c10	8A13	12	12		
a11	6A6	7	7		
c11	6A5	6	6		
a12	6A4	5	5		
c12	6A3	4	4		
DRAWN BY BS/AL APPROVED BY DATE		Remarks		Replacement for Date 16.06.80 Replaced by Date	

NORSK DATA A.S Oslo, Norway		Title - 5205, CACHE TERMINATION BOARD WIRING LIST		Drawing no.	
				Page 2 of 3	
CONNECTOR PIN (ROW A AND C OPPOSITE OF BACKWIRING)		RESISTOR NETWORK PIN		SIGNAL INSTR: CACHE (POS. 1-4) B-CONNECTOR ID (16-31)	
				SIGNAL DATA CACHE (POS. 6-9) D (16-31)	
a15 c15 a16 c16 a17 c17 a18 c18 a19 c19 a20 c20 a21 c21 a22 c22		6A2 6A1 6A8 6A9 6A10 6A13 6A12 6A11 4A6 4A5 4A1 4A2 4A3 4A4 4A8 4A9		30 31 28 29 26 27 24 25 23 22 21 20 19 18 17 16	
DRAWN BY BS/AL APPROVED BY DATE		Remarks		Replacement for Date 16.06.80 Replaced by Date	

NORSK DATA A.S Oslo, Norway		Title 5205, CACHE TERMINATION BOARD WIRING LIST		Drawing no.	
				Page 3 of 3	
CONNECTOR PIN (ROW A AND C OPPOSITE OF BACKWIRING)		RESISTOR NETWORK PIN		SIGNAL INSTR: CACHE (POS. 1-4) B-CONNECTOR ID (0-15)	
				SIGNAL DATA CACHE (POS. 6-9) A-CONNECTOR D (0-15)	
a23		4A13		15	
c23		4A12		14	
a24		4A11		13	
c24		4A10		12	
a25		2A6		11	
c25		2A5		10	
a26		2A1		9	
c26		2A2		8	
a27		2A3		7	
c27		2A4		6	
a28		2A8		5	
c28		2A9		4	
a29		2A13		3	
c29		2A12		2	
a30		2A11		1	
c30		2A10		0	
DRAWN BY BS/AL		Remarks		Replacement for Date	
APPROVED BY				16.06.80	
DATE				Replaced by Date	

NORSK DATA A.S

Title


INTERNAL - EXTERNAL
CABLE ND 500 - ND 100 1/0

Drawing No.

3 - 9387 B

WIRE NO.	SIGNAL	POLARITY	EUROPLUG IN N - 500 RACK PIN NO.	PLUGPANEL 2x37 PIN D. CON. IN N - 500 PIN. NO.	PLUGPANEL 2x37 PIN D. CON. IN N - 100 PIN. NO.	EUROPLUG IN N - 100 BackWIRING
01	GROUND		Cc 1	1	1	Ac 1
02	GROUND		Ca 1	20	20	Aa 1
03	DBU 0	0	Cc 2	2	2	Ac 2
04	DBU 0	1	Ca 2	21	21	Aa 2
05	DBU 1	0	Cc 3	3	3	Ac 3
06	DBU 1	1	Ca 3	22	22	Aa 3
07	DBU 2	0	Cc 4	4	4	Ac 4
08	DBU 2	1	Ca 4	23	23	Aa 4
09	DBU 3	0	Cc 5	5	5	Ac 5
10	DBU 3	1	Ca 5	24	24	Aa 5
11	DBU 4	0	Cc 6	6	6	Ac 6
12	DBU 4	1	Ca 6	25	25	Aa 6
13	DBU 5	0	Cc 7	7	7	Ac 7
14	DBU 5	1	Ca 7	26	26	Aa 7
15	DBU 6	0	Cc 8	8	8	Ac 8
16	DBU 6	1	Ca 8	27	27	Aa 8
17	DBU 7	0	Cc 9	9	9	Ac 9
18	DBU 7	1	Ca 9	28	28	Aa 9
19	DBU 8	0	Cc 10	10	10	Ac 10
20	DBU 8	1	Ca 10	29	29	Aa 10
21	DBU 9	0	Cc 11	11	11	Ac 11
22	DBU 9	1	Ca 11	30	30	Aa 11
23	DBU 10	0	Cc 12	12	12	Ac 12
24	DBU 10	1	Ca 12	31	31	Aa 12
25	DBU 11	0	Cc 13	13	13	Ac 13
26	DBU 11	1	Ca 13	32	32	Aa 13
27	DBU 12	0	Cc 14	14	14	Ac 14
28	DBU 12	1	Ca 14	33	33	Aa 14
29	DBU 13	0	Cc 15	15	15	Ac 15
30	DBU 13	1	Ca 15	34	34	Aa 15
31	DBU 14	0	Cc 16	16	16	Ac 16
32	DBU 14	1	Ca 16	35	35	Aa 16
33	DBU 15	0	Cc 17	1	1	Ac 17
34	DBU 15	1	Ca 17	20	20	Aa 17
35	TIN 0	0	Cc 18	2	2	Ac 18
36	TIN 0	1	Ca 18	21	21	Aa 18
37	TIN 1	0	Cc 19	3	3	Ac 19
38	TIN 1	1	Ca 19	22	22	Aa 19
39	TIN 2	0	Cc 20	4	4	Ac 20
40	TIN 2	1	Ca 20	23	23	Aa 20
41	TIN 3	0	Cc 21	5	5	Ac 21
42	TIN 3	1	Ca 21	24	24	Aa 21
43	TIN 4	0	Cc 22	6	6	Ac 22
44	TIN 4	1	Ca 22	25	25	Aa 22
45	UNLOCK	0	Cc 23	7	7	Ac 23
46	UNLOCK	1	Ca 23	26	26	Aa 23
47	PWR. FAIL	0	Cc 24	8	8	Ac 24
48	PWR. FAIL	1	Ca 24	27	27	Aa 24
49	MSTR. CL	0	Cc 25	9	9	Ac 25
50	MSTR. CL	1	Ca 25	28	28	Aa 25
51	RETAG	0	Cc 26	10	10	Ac 26
52	RETAG	1	Ca 26	29	29	Aa 26
53	DATA IN	0	Cc 27	11	11	Ac 27
54	DATA IN	1	Ca 27	30	30	Aa 27
55	SPARE		Cc 28	12	12	Ac 28
56	SPARE		Ca 28	31	31	Aa 28
57	ACTIVATE	0	Cc 29	13	13	Ac 29
58	ACTIVATE	1	Ca 29	32	32	Aa 29
59	STOP	0	Cc 30	14	14	Ac 30
60	STOP	1	Ca 30	33	33	Aa 30
61	DATA OUT	0	Cc 31	15	15	Ac 31
62	DATA OUT	1	Ca 31	34	34	Aa 31
63	GROUND		Cc 32	16	16	Ac 32
64	GROUND		Ca 32	35	35	Aa 32

INTERNAL CABLE TYPE: 64 wire flat cable
EXTERNAL CABLE TYPE 1: 64 Wire flat cable
EXTERNAL CABLE TYPE 2:
EXTERNAL CABLE TYPE 3:
EXTERNAL CABLE TYPE 4:



Drawn by HO/ma	Remarks	Replacement for	Date
Approved			
Date 21.8.80		Replaced by	Date

NORSK DATA A.S		Title ND-500 INTERNAL CABLE DATA INST. ADDRESS AND 5204 PCB ADAPTER MEM 2				Drawing No. 3 - 9513	
WIRE NO.	SIGNAL	POLARITY	ND-500 POS. EUROPLUG PIN NO	ADDRESS IN ON 5204 PCB ON PLUG PANEL EUROPLUG PIN NO	5204 PCB ADAPTER OUT 1/1 CACHE EUROPLUG PIN NO	5204 PCB ADAPTER OUT 1/2 CACHE EUROPLUG PIN NO	5204 PCB ADAPTER OUT 1/4 CACHE EUROPLUG PIN NO
01	GROUND		C c1	c1	NOT USED	NOT USED	NOT USED
02	GROUND		C a1	a1	NOT USED	NOT USED	NOT USED
03	LMA 2	0	C c2	c2	NOT USED	NOT USED	c17
04	LMA 2	1	C a2	a2	NOT USED	NOT USED	a17
05	LMA 3	0	C c3	c3	NOT USED	c17	c18
06	LMA 3	1	C a3	a3	NOT USED	a17	a18
07	LMA 4	0	C c4	c4	c17	c18	c19
08	LMA 4	1	C a4	a4	a17	a18	a19
09	LMA 5	0	C c5	c5	c18	c19	c20
10	LMA 5	1	C a5	a5	a18	a19	a20
11	LMA 6	0	C c6	c6	c19	c20	c21
12	LMA 6	1	C a6	a6	a19	a20	a21
13	LMA 7	0	C c7	c7	c20	c21	c22
14	LMA 7	1	C a7	a7	a20	a21	a22
15	LMA 8	0	C c8	c8	c21	c22	c23
16	LMA 8	1	C a8	a8	a21	a22	a23
17	LMA 9	0	C c9	c9	c22	c23	c24
18	LMA 9	1	C a9	a9	a22	a23	a24
19	LMA 10	0	C c10	c10	c23	c24	c25
20	LMA 10	1	C a10	a10	a23	a24	a25
21	LMA 11	0	C c11	c11	c24	c25	c26
22	LMA 11	1	C a11	a11	a24	a25	a26
23	LMA 12	0	C c12	c12	c25	c26	c27
24	LMA 12	1	C a12	a12	a25	a26	a27
25	LMA 13	0	C c13	c13	c26	c27	c28
26	LMA 13	1	C a13	a13	a26	a27	a28
27	LMA 14	0	C c14	c14	c27	c28	c29
28	LMA 14	1	C a14	a14	a27	a28	a29
29	LMA 15	0	C c15	c15	c28	c29	c30
30	LMA 15	1	C a15	a15	a28	a29	a30
31	LMA 16	0	C c16	c16	c29	c30	c31
32	LMA 16	1	C a16	a16	a29	a30	a31
33	LMA 17	0	C c17	c17	c30	c31	c32
34	LMA 17	1	C a17	a17	a30	a31	a32
35	LMA 18	0	C c18	c18	c31	c32	c15
36	LMA 18	1	C a18	a18	a31	a32	a15
37	LRA 19	0	C c19	c19	c32	c15	c16
38	LRA 19	1	C a19	a19	a32	a15	a16
39	LRA 20	0	C c20	c20	c15	c16	NOT USED
40	LRA 20	1	C a20	a20	a15	a16	NOT USED
41	LRA 21	0	C c21	c21	c16	NOT USED	NOT USED
42	LRA 21	1	C a21	a21	a16	NOT USED	NOT USED
43		0	C c22	c22			
44		1	C a22	a22			
45		0	C c23	c23			
46		1	C a23	a23			
47		0	C c24	c24			
48		1	C a24	a24			
49		0	C c25	c25			
50		1	C a25	a25			
51		0	C c26	c26			
52		1	C a26	a26			
53		0	C c27	c27			
54		1	C a27	a27			
55		0	C c28	c28			
56		1	C a28	a28			
57		0	C c29	c29			
58		1	C a29	a29			
59		0	C c30	c30			
60		1	C a30	a30			
61		0	C c31	c31			
62		1	C a31	a31			
63	GROUND		C c32	c32			
64	GROUND		C a32	a32			
INTERNAL CABLE TYPE: 64 WIRE			INTERNAL CABLE	ND 500 ADDRESS ADAPTER ON PLUG PANEL			
EXTERNAL CABLE TYPE 1: FLAT CABLE							
EXTERNAL CABLE TYPE 2:							
EXTERNAL CABLE TYPE 3:							
EXTERNAL CABLE TYPE 4:							
Drawn by HO/ma		Remarks CONNECTED FROM RACK POS C11 AND C12 TO PCB 5204 ON PLUG PANEL	Replacement for		Date		
Approved			Replaced by		Date		
Date 27.5.81							

<h1 style="margin:0;">NORSK DATA A.S</h1>			Title ND-500 INTERNAL CABLE DATA - INST. DATA AND 5203 PCB ADAPTER MEM 2			Drawing No. 3 - 9514	

WIRE NO.	SIGNAL	POLARITY	EUROPLUG IN IN ND 500 RACK PIN NO	DATA ND500 ON 5203 PCB ON PLUG EUROPLUG PIN NO	5203 PCB ADAPTER DATA LEAST PIN NO	5203 PCB ADAPTER DATA MOST PIN NO
01	B0L	0	C c1	c1	c17	
02	B0L	1	C a1	a1	a17	
03	B1L	0	C c2	c2	c18	
04	B1L	1	C a2	a2	a18	
05	B2L	0	C c3	c3	c19	
06	B2L	1	C a3	a3	a19	
07	B3L	0	C c4	c4	c20	
08	B3L	1	C a4	a4	a20	
09	B4L	0	C c5	c5	c21	
10	B4L	1	C a5	a5	a21	
11	B5L	0	C c6	c6	c22	
12	B5L	1	C a6	a6	a22	
13	B6L	0	C c7	c7	c23	
14	B6L	1	C a7	a7	a23	
15	B7L	0	C c8	c8	c24	
16	B7L	1	C a8	a8	a24	
17	B8L	0	C c9	c9	c25	
18	B8L	1	C a9	a9	a25	
19	B9L	0	C c10	c10	c26	
20	B9L	1	C a10	a10	a26	
21	B10L	0	C c11	c11	c27	
22	B10L	1	C a11	a11	a27	
23	B11L	0	C c12	c12	c28	
24	B11L	1	C a12	a12	a28	
25	B12L	0	C c13	c13	c29	
26	B12L	1	C a13	a13	a29	
27	B13L	0	C c14	c14	c30	
28	B13L	1	C a14	a14	a30	
29	B14L	0	C c15	c15	c31	
30	B14L	1	C a15	a15	a31	
31	B15L	0	C c16	c16	c32	
32	B15L	1	C a16	a16	a32	
33	B16L	0	C c17	c17		c17
34	B16L	1	C a17	a17		a17
35	B17L	0	C c18	c18		c18
36	B17L	1	C a18	a18		a18
37	B18L	0	C c19	c19		c19
38	B18L	1	C a19	a19		a19
39	B19L	0	C c20	c20		c20
40	B19L	1	C a20	a20		a20
41	B20L	0	C c21	c21		c21
42	B20L	1	C a21	a21		a21
43	B21L	0	C c22	c22		c22
44	B21L	1	C a22	a22		a22
45	B22L	0	C c23	c23		c23
46	B22L	1	C a23	a23		a23
47	B23L	0	C c24	c24		c24
48	B23L	1	C a24	a24		a24
49	B24L	0	C c25	c25		c25
50	B24L	1	C a25	a25		a25
51	B25L	0	C c26	c26		c26
52	B25L	1	C a26	a26		a26
53	B26L	0	C c27	c27		c27
54	B26L	1	C a27	a27		a27
55	B27L	0	C c28	c28		c28
56	B27L	1	C a28	a28		a28
57	B28L	0	C c29	c29		c29
58	B28L	1	C a29	a29		a29
59	B29L	0	C c30	c30		c30
60	B29L	1	C a30	a30		a30
61	B30L	0	C c31	c31		c31
62	B30L	1	C a31	a31		a31
63	B31L	0	C c32	c32		c32
64	B31L	1	C a32	a32		a32

INTERNAL CABLE TYPE: 64 WIRE

EXTERNAL CABLE TYPE 1: FLAT CABLE

EXTERNAL CABLE TYPE 2:

EXTERNAL CABLE TYPE 3:

EXTERNAL CABLE TYPE 4:

INTERNAL CABLE

ND-500 DATA ADAPTER
5203 ON PLUG PANEL

NB! See drawing 3-9515

Drawn by HO/ma	Remarks CONNECTED FROM RACK POS. C9,C8,C7, C6 and C4,C3,C2,C1 TO PLUG ND-500 DATA ON 5203 PCB ON PLUG PANEL	Replacement for	Date
Approved		Replaced by	Date
Date 27.5.81			

NORSK DATA A.S		TitleND-500 INTERNAL CABLE DATA - INST. CONTROL AND 5203 PCB ADAPTER OUTPUT FOR MEMORY 2				Drawing No. 3-9515	
WIRE NO.	SIGNAL	POLARITY	EUROPLUG IN ND-500 RACK PIN NO	CONT. PLUG IN 5203 PCB ON PLUG PANEL EUROPLUG PIN NO	5203 PCB ADAPTER OUTPUT DATA LEAST PIN NO	5203 PCB ADAPTER OUTPUT DATA MOST PIN NO	
01	GROUND		D c1	c1			
02	GROUND		D a1	a1			
03	+5V		D c2	c2			
04	+5V		D a2	a2			
05	MPL0	0	D c3	c3	c15		
06	MPL0	1	D a3	a3	a15		
07	MPL1	0	D c4	c4	c16		
08	MPL1	1	D a4	a4	a16		
09	REQ1	0	D c5	c5	c11		
10	REQ1	1	D a5	a5	a11		
11	WM 1	0	D c6	c6	c12		
12	WM 1	1	D a6	a6	a12		
13	DR 1	0	D c7	c7	c13		
14	DR 1	1	D a7	a7	a13		
15	MAR1 (NOT USED)	0	D c8	c8	c14		
16	MAR1 (NOT USED)	1	D a8	a8	a14		
17			D c9	c9			
18			D a9	a9			
19	MPL2	0	D c10	c10		c15	
20	MPL2	1	D a10	a10		a15	
21	MPL3	0	D c11	c11		c16	
22	MPL3	1	D a11	a11		a16	
23	REQ0	0	D c12	c12		c11	
24	REQ0	1	D a12	a12		a11	
25	WM 0	0	D c13	c13		c12	
26	WM 0	1	D a13	a13		a12	
27	DR 0	0	D c14	c14		c13	
28	DR 0	1	D a14	a14		a13	
29	MAR0 (NOT USED)		D c15	c15		c14	
30	MAR0 (NOT USED)		D a15	a15		a14	
31			D c16	c16			
32			D a16	a16			
33							
34							
35							
36							
37							
38							
39							
40							
41							
42							
43							
44							
45							
46							
47							
48							
49							
50							
51							
52							
53							
54							
55							
56							
57							
58							
59							
60							
61							
62							
63							
64							
INTERNAL CABLE TYPE: 32 WIRE EXTERNAL CABLE TYPE 1: FLAT CABLE EXTERNAL CABLE TYPE 2: EXTERNAL CABLE TYPE 3: EXTERNAL CABLE TYPE 4:			INTERNAL CABLE CONNECTED ON PCP CONNECTED ON PCB				
Drawn by HO/ma		Remarks CONNECTED FROM RACK POS D9,D8,D7,D6 AND D4,D3,D2,D1, TO PLUG CONTROL ON PCB 5203 ON PLUG PANEL			Replacement for Date		
Approved					Replaced by Date		
Date 27.5.81							

NORSK DATA A.S

Title

BMPM CONN - ND 500
INTERNAL CABLE (DATA-INST).
ADDR. VIA 1976 PCB BMPM N-500
MEM.2

Drawing No.

3 - 9516

WIRE NO.	SIGNAL	POLARITY	BMPM POS EUROPLUG PIN NO.	PLUG ADDRESS TO 1976 PCB SOLDERING SIDE PIN NO.	1976 PCB PLUG ADDRESS IN/OUT PLUG SIDE PIN NO.	1976 PCB PLUG DATA DATA TERM PLUG SIDE PIN NO.	PLUG ON EXT. PLUG PANEL (EP) PIN NO.
01	BA 15	0	95	1	2		2
02	BA 15	1	94	2	1		1
03	BA 14	0	93	3	4		4
04	BA 14	1	92	4	3		3
05	BA 13	0	91	5	6		6
06	BA 13	1	90	6	5		5
07	BA 12	0	89	7	8		8
08	BA 12	1	88	8	7		7
09	BA 11	0	87	9	10		10
10	BA 11	1	86	10	9		9
11	BA 10	0	85	11	12		12
12	BA 10	1	84	12	11		11
13	BA 9	0	83	13	14		14
14	BA 9	1	82	14	13		13
15	BA 8	0	81	15	16		16
16	BA 8	1	80	16	15		15
17	BA 7	0	79	17	18		18
18	BA 7	1	78	18	17		17
19	BA 6	0	77	19	20		20
20	BA 6	1	76	20	19		19
21	BA 5	0	75	21	22		22
22	BA 5	1	74	22	21		21
23	BA 4	0	73	23	24		24
24	BA 4	1	72	24	23		23
25	BA 3	0	71	25	26		26
26	BA 3	1	70	26	25		25
27	BA 2	0	69	27	28		28
28	BA 2	1	68	28	27		27
29	BA 1	0	67	29	30		30
30	BA 1	1	66	30	29		29
31	BA 0	0	65	31	32		32
32	BA 0	1	64	32	31		31
33	BA 17	0	63	33	34		34
34	BA 17	1	62	34	33		33
35	BA 16	0	61	35	36		36
36	BA 16	1	60	36	35		35
37	WR	0	59	37	38) CONN.	42	38
38	WR	1	58	38	37) ONLY	41	37
39	REQ	0	57	39	40) IN	44	40
40	REQ	1	56	40	39) PLUG	43	39
41							42
42							41
43							44
44							43
45							46
46							45
47							48
48							47
49							50
50							49
51							
52							
53							
54							
55							
56							
57							
58							
59							
60							
61							
62							
63							
64							

INTERNAL CABLE TYPE: 1 46 WIRE
INTERNAL CABLE TYPE 2: 50 WIRE
EXTERNAL CABLE TYPE
EXTERNAL CABLE TYPE
EXTERNAL CABLE TYPE

INTERNAL CABLE FROM LOCAL PANEL TO BACKWIRING
CABLE TYPE 1

SAME PLUG ON 1976 PCB

CONNECTION ON 1976 PCB

INTERNAL CABLE BETWEEN 1976 PCB AND Ext. PLUG PANEL. CABLE TYPE 2

Drawn by

HO/ma

Remarks

Approved

Date

3.6.81

Replacement for

Date

Replaced by

Date

<h1 style="margin: 0;">NORSK DATA A.S</h1>			Title BMPM CONN. - ND 500 INTERNAL CABLE (DATA - INSTR). DATA LEAST - DATA MOST VIA 1976 PCB BMPM N-500 MEM 2			Drawing No. 3 - 9517	
--	--	--	--	--	--	--------------------------------	--

WIRE NO.	SIGNAL	POLARITY	BMPM POS EUROPLUG PIN NO.	PLUG DATA TO 1976 PCB SOLDERING SIDE PIN NO.	1976 PCB PLUG ADDR. IN/OUT PIN NO.	1976 PCB PLUG DATA DATA TERM PIN NO.	PLUG ON EXT. PLUG PANEL (EP) PIN NO.
01	BD 15	0	95	1		2	2
02	BD 15	1	94	2		1	1
03	BD 14	0	93	3		4	4
04	BD 14	1	92	4		3	3
05	BD 13	0	91	5		6	6
06	BD 13	1	90	6		5	5
07	BD 12	0	89	7		8	8
08	BD 12	1	88	8		7	7
09	BD 11	0	87	9		10	10
10	BD 11	1	86	10		9	9
11	BD 10	0	85	11		12	12
12	BD 10	1	84	12		11	11
13	BD 9	0	83	13		14	14
14	BD 9	1	82	14		13	13
15	BD 8	0	81	15		16	16
16	BD 8	1	80	16		15	15
17	BD 7	0	79	17		18	18
18	BD 7	1	78	18		17	17
19	BD 6	0	77	19		20	20
20	BD 6	1	76	20		19	19
21	BD 5	0	75	21		22	22
22	BD 5	1	74	22		21	21
23	BD 4	0	73	23		24	24
24	BD 4	1	72	24		23	23
25	BD 3	0	71	25		26	26
26	BD 3	1	70	26		25	25
27	BD 2	0	69	27		28	28
28	BD 2	1	68	28		27	27
29	BD 1	0	67	29		30	30
30	BD 1	1	66	30		29	29
31	BD 0	0	65	31		32	32
32	BD 0	1	64	32		31	31
33	BD 17	0	63	33		34	34
34	BD 17	1	62	34		33	33
35	BD 16	0	61	35		36	36
36	BD 16	1	60	36		35	35
37	AR	0	59	37		38	38
38	AR	1	58	38		37	37
39	DR	0	57	39		40	40
40	DR	1	56	40		39	39
41	WR } IN	0			38	CONN.	42
42	WR } ADDR.	1			37	ONLY	41
43	REQ } PLUG	0			40	IN	44
44	REQ }	1			39	PLUG	43
45							46
46							45
47							48
48							47
49							50
50							49
51							
52							
53							
54							
55							
56							
57							
58							
59							
60							
61							
62							
63							
64							

INTERNAL CABLE TYPE: 1:40 WIRE

INTERNAL CABLE TYPE 2:50 WIRE

INTERNAL CABLE LOCAL PANEL TO BACKWIRING

DATA PLUG IS SAME PLUG ON 1976 PCB

CABLE TYPE 1

CONNECTION ON 1976 PCB

INTERNAL CABLE BETWEEN 1976 PCB AND EXT. PLUG PANEL CABLE TYPE 2

Drawn by <div style="text-align: center;">HO/ma</div>	Remarks	Replacement for	Date
Approved		Replaced by	Date
Date <div style="text-align: center;">3.6.81</div>			

<h1 style="margin: 0;">NORSK DATA A.S</h1>			Title BMPM CONN - ND 500 EXT. CABLE (DATA - INSTR) ADDRESS AND (DATA - INSTR) DATA			Drawing No. 3 - 9518	
WIRE NO.	SIGNAL	POLARITY	ND 500 PLUG PANEL EUROPLUG PIN NO	DUAL BMPM EXT. PLUG PANEL PIN NO			
01			a 32	1			
02			c 32	2			
03			a 31	3			
04			c 31	4			
05			a 30	5			
06			c 30	6			
07			a 29	7			
08			c 29	8			
09			a 28	9			
10			c 28	10			
11			a 27	11			
12			c 27	12			
13			a 26	13			
14			c 26	14			
15			a 25	15			
16			c 25	16			
17			a 24	17			
18			c 24	18			
19			a 23	19			
20			c 23	20			
21			a 22	21			
22			c 22	22			
23			a 21	23			
24			c 21	24			
25			a 20	25			
26			c 20	26			
27			a 19	27			
28			c 19	28			
29			a 18	29			
30			c 18	30			
31			a 17	31			
32			c 17	32			
33			a 16	33			
34			c 16	34			
35			a 15	35			
36			c 15	36			
37			a 14	37			
38			c 14	38			
39			a 13	39			
40			c 13	40			
41			a 12	41			
42			c 12	42			
43			a 11	43			
44			c 11	44			
45			a 10	45			
46			c 10	46			
47			a 9	47			
48			c 9	48			
49			a 8	49			
50			c 8	50			
51							
52							
53							
54							
55							
56							
57							
58							
59							
60							
61							
62							
63							
64							

INTERNAL CABLE TYPE:
 EXTERNAL CABLE TYPE 1: 50 WIRE FLAT
 EXTERNAL CABLE TYPE 2:
 EXTERNAL CABLE TYPE 3:
 EXTERNAL CABLE TYPE 4:

Drawn by <div style="text-align: right;">HO/ma</div>	Remarks FOR ND 500 PLUG PANEL/ 3M33320000 FOR BMPM EXT. PLUG PANEL ANSLEY/609-5001	Replacement for	Date
Approved			
Date <div style="text-align: right;">4.6.81</div>		Replaced by	Date

<h1 style="margin:0;">NORSK DATA A.S</h1>			Title BMPM CONN. ND-100 INTERNAL CABLE ND-100 OR DMA INTERLEAVE ADDRESS VIA 1988 PCB MEM 2					Drawing No. 3 - 9519			

WIRE NO.	SIGNAL FROM ND 100 TO EXT. PLUG PANEL BMPM IN ON 1988 PCB	POLARITY	PLUG ADDRESS 1988 PCB ON EXT. PLUG PANEL PLUG IN PIN NO	0 WAY INTERLEAVE		2 WAY INTERLEAVE		4 WAY INTERLEAVE		8 WAY INTERLEAVE	
				PLUG 1988 PCB.	BMPM POS	PLUG 1988 PCB	BMPM POS	PLUG 1988 PCB	BMPM POS	PLUG 1988 PCB	BMPM POS
01	BAL 15	1	1	1	95	3	93	5	91	7	89
02	BAL 15	0	2	2	94	4	92	6	90	8	88
03	BAL 14	1	3	3	93	5	91	7	89	9	87
04	BAL 14	0	4	4	92	6	90	8	88	10	86
05	BAL 13	1	5	5	91	7	89	9	87	11	85
06	BAL 13	0	6	6	90	8	88	10	86	12	84
07	BAL 12	1	7	7	89	9	87	11	85	13	83
08	BAL 12	0	8	8	88	10	86	12	84	14	82
09	BAL 11	1	9	9	87	11	85	13	83	15	81
10	BAL 11	0	10	10	86	12	84	14	82	16	80
11	BAL 10	1	11	11	85	13	83	15	81	17	79
12	BAL 10	0	12	12	84	14	82	16	80	18	78
13	BAL 9	1	13	13	83	15	81	17	79	19	77
14	BAL 9	0	14	14	82	16	80	18	78	20	76
15	BAL 8	1	15	15	81	17	79	19	77	21	75
16	BAL 8	0	16	16	80	18	78	20	76	22	74
17	BAL 7	1	17	17	79	19	77	21	75	23	73
18	BAL 7	0	18	18	78	20	76	22	74	24	72
19	BAL 6	1	19	19	77	21	75	23	73	25	71
20	BAL 6	0	20	20	76	22	74	24	72	26	70
21	BAL 5	1	21	21	75	23	73	25	71	27	69
22	BAL 5	0	22	22	74	24	72	26	70	28	68
23	BAL 4	1	23	23	73	25	71	27	69	29	67
24	BAL 4	0	24	24	72	26	70	28	68	30	66
25	BAL 3	1	25	25	71	27	69	29	67	31	65
26	BAL 3	0	26	26	70	28	68	30	66	32	64
27	BAL 2	1	27	27	69	29	67	31	65	33	63
28	BAL 2	0	28	28	68	30	66	32	64	34	62
29	BAL 1	1	29	29	67	31	65	33	63	35	61
30	BAL 1	0	30	30	66	32	64	34	62	36	60
31	BAL 0	1	31	31	65	33	63	35	61	37	59
32	BAL 0	0	32	32	64	34	62	36	60	38	58
33	BAL 17	1	33	33	63	35	61	37	63	39	57
34	BAL 17	0	34	34	62	36	60	38	62	40	56
35	BAL 16	1	35	35	61	37	59	39	61	41	55
36	BAL 16	0	36	36	60	38	58	40	60	42	54
37	WR	1	37	37	59	39	57	39	59	43	53
38	WR	0	38	38	58	40	56	40	58	44	52
39	REQ	1	39	39	57	41	55	41	57	45	51
40	REQ	0	40	40	56	42	54	42	56	46	50
41	BAL 18	1	41	41	55	33	63	35	61	1	95
42	BAL 18	0	42	42	54	34	62	36	60	2	94
43	BAL 19	1	43	43	53	41	55	33	63	3	93
44	BAL 19	0	44	44	52	42	54	34	62	4	92
45	BAL 20	1	45	45	51	43	53	41	55	5	91
46	BAL 20	0	46	46	50	44	52	42	54	6	90
47	BAL 21	1	NC	NC	NC	NC	NC	NC	NC	NC	NC
48	BAL 21	0	NC	NC	NC	NC	NC	NC	NC	NC	NC
49											
50											
51											
52											
53											
54											
55											
56											
57											
58											
59											
60											
61											
62											
63											
64											

INTERNAL CABLE TYPE:1; 50 WIRE FLAT CABLE BETWEEN EXTERNAL PLUG PANEL AND LOCAL PANEL 1:1
 INTERNAL CABLE TYPE 2: 46 WIRE FLAT CABLE BETWEEN LOCAL PLUG PANEL AND BACKWIRING 1:1

Drawn by <div style="text-align: right;">HO/ma</div>	Remarks ALL BMPM POS. AS A SAME BMPM POS. 50 PIN 3M3307	Replacement for	Date
Approved		Replaced by	Date
Date <div style="text-align: right;">4.6.81</div>			

NORSK DATA A.S			Title BMPM CONN. ND-100 INTERNAL CABLE ND-100 AND DMA DATA MEM 2.			Drawing No. 3 - 9520	
WIRE NO.	SIGNAL FROM ND-100 TO EXT. PLUG PANEL BMPM	POLARITY	PLUG DATA ON EXT. PLUG PANEL ON BMPM PIN NO	PLUG DATA ON LOCAL PLUG PANEL ON BMPM PIN NO	BMPM POS PIN NO		
01	BDL 15	0	1	1	95		
02	BDL 15	1	2	2	94		
03	BDL 14	0	3	3	93		
04	BDL 14	1	4	4	92		
05	BDL 13	0	5	5	91		
06	BDL 13	1	6	6	90		
07	BDL 12	0	7	7	89		
08	BDL 12	1	8	8	88		
09	BDL 11	0	9	9	87		
10	BDL 11	1	10	10	86		
11	BDL 10	0	11	11	85		
12	BDL 10	1	12	12	84		
13	BDL 9	0	13	13	83		
14	BDL 9	1	14	14	82		
15	BDL 8	0	15	15	81		
16	BDL 8	1	16	16	80		
17	BDL 7	0	17	17	79		
18	BDL 7	1	18	18	78		
19	BDL 6	0	19	19	77		
20	BDL 6	1	20	20	76		
21	BDL 5	0	21	21	75		
22	BDL 5	1	22	22	74		
23	BDL 4	0	23	23	73		
24	BDL 4	1	24	24	72		
25	BDL 3	0	25	25	71		
26	BDL 3	1	26	26	70		
27	BDL 2	0	27	27	69		
28	BDL 2	1	28	28	68		
29	BDL 1	0	29	29	67		
30	BDL 1	1	30	30	66		
31	BDL 0	0	31	31	65		
32	BDL 0	1	32	32	64		
33	BDL 17	0	33	33	63		
34	BDL 17	1	34	34	62		
35	BDL 16	0	35	35	61		
36	BDL 16	1	36	36	60		
37	ARL	0	37	37	59		
38	ARL	1	38	38	58		
39	DRL	0	39	39	57		
40	DRL	1	40	40	56		
41			41	41			
42			42	42			
43			43	43			
44			44	44			
45			45	45			
46			46	46			
47			47	47			
48			48	48			
49			49	49			
50			50	50			
51							
52							
53							
54							
55							
56							
57							
58							
59							
60							
61							
62							
63							
64							
INTERNAL CABLE TYPE: 1: 50 WIRE FLAT CABLE			INTERNAL CABLE TYPE 1		INTERNAL CABLE TYPE 2		
INTERNAL CABLE TYPE 2: 40 WIRE FLAT CABLE							
Drawn by HO/ma		Remarks		Replacement for		Date	
Approved				Replaced by		Date	
Date 4.6.81							

NORSK DATA A.S		Title BMPM CONN. ND - 100 INTERNAL CABLE ERROR LOG BMPM				Drawing No. 3 - 9521	
-----------------------	--	--	--	--	--	-------------------------	--

WIRE NO.	SIGNAL	POLARITY	BMPM POS PIN NO	LOCAL PLUG PANEL ON BMPM PIN NO	EXT. PLUG PANEL ON BMPM PIN NO		
01	B 15 L	0	95	1	1		
02	B 15 L	1	94	2	2		
03	B 14 L	0	93	3	3		
04	B 14 L	1	92	4	4		
05	B 13 L	0	91	5	5		
06	B 13 L	1	90	6	6		
07	B 12 L	0	89	7	7		
08	B 12 L	1	88	8	8		
09	B 11 L	0	87	9	9		
10	B 11 L	1	86	10	10		
11	B 10 L	0	85	11	11		
12	B 10 L	1	84	12	12		
13	B 9 L	0	83	13	13		
14	B 9 L	1	82	14	14		
15	B 8 L	0	81	15	15		
16	B 8 L	1	80	16	16		
17	B 7 L	0	79	17	17		
18	B 7 L	1	78	18	18		
19	B 6 L	0	77	19	19		
20	B 6 L	1	76	20	20		
21	B 5 L	0	75	21	21		
22	B 5 L	1	74	22	22		
23	B 4 L	0	73	23	23		
24	B 4 L	1	72	24	24		
25	B 3 L	0	71	25	25		
26	B 3 L	1	70	26	26		
27	B 2 L	0	69	27	27		
28	B 2 L	1	68	28	28		
29	B 1 L	0	67	29	29		
30	B 1 L	1	66	30	30		
31	B 0 L	0	65	31	31		
32	B 0 L	1	64	32	32		
33	LINTL	0	63	33	33		
34	LINTL	1	62	34	34		
35	LDRYL	0	61	35	35		
36	LDRYL	1	60	36	36		
37	ACTL	0	59	37	37		
38	ACTL	1	58	38	38		
39	LIOXL	0	57	39	39		
40	LIOXL	1	56	40	40		
41							
42							
43							
44							
45							
46							
47							
48							
49							
50							
51							
52							
53							
54							
55							
56							
57							
58							
59							
60							
61							
62							
63							
64							

INTERNAL CABLE TYPE 1: 40 WIRE FLAT CABLE

INTERNAL CABLE TYPE 2: 50 WIRE FLAT CABLE

EXTERNAL CABLE TYPE 2:

EXTERNAL CABLE TYPE 3:

EXTERNAL CABLE TYPE 4:

INTERNAL
CABLE TYPE 1

INTERNAL
CABLE TYPE 2

Drawn by <div style="text-align: center;">HO/ma</div>	Remarks <div style="text-align: center; margin-top: 20px;">CARD 1145</div>	Replacement for	Date
Approved		Replaced by	Date
Date <div style="text-align: center;">4.6.81</div>			

NORSK DATA A.S

Title

BMPM CONN. ND-100
EXT. CABLE ERROR LOG

Drawing No.

3 - 9522

WIRE NO.	SIGNAL	POLARITY	ND 100 PLUG PANEL 2x37P PIN NO	EXT. PLUG PANEL ON DUAL BMPM PIN NO	DEVICE PLUG PIN NO		
01	B 15 L		1	1			
02	B 15 L		20	2			
03	B 14 L		2	3			
04	B 14 L		21	4			
05	B 13 L		3	5			
06	B 13 L		22	6			
07	B 12 L		4	7			
08	B 12 L		23	8			
09	B 11 L		5	9			
10	B 11 L		24	10			
11	B 10 L		6	11			
12	B 10 L		25	12			
13	B 9 L		7	13			
14	B 9 L		26	14			
15	B 8 L		8	15			
16	B 8 L		27	16			
17	B 7 L		9	17			
18	B 7 L		28	18			
19	B 6 L		10	19			
20	B 6 L		29	20			
21	B 5 L		11	21			
22	B 5 L		30	22			
23	B 4 L		12	23			
24	B 4 L		31	24			
25	B 3 L		13	25			
26	B 3 L		32	26			
27	B 2 L		14	27			
28	B 2 L		33	28			
29	B 1 L		15	29			
30	B 1 L		34	30			
31	B 0 L		16	31			
32	B 0 L		35	32			
33	LINTL		17	33			
34	LINTL		36	34			
35	LDRYL		18	35			
36	LDRYL		37	36			
37	ACTL		1	37			
38	ACTL		20	38			
39	LIOXL		2	39			
40	LIOXL		21	40			
41							
42							
43							
44							
45							
46							
47							
48							
49							
50							
51							
52							
53							
54							
55							
56							
57							
58							
59							
60							
61							
62							
63							
64							

INTERNAL CABLE TYPE:

EXTERNAL CABLE TYPE 1: 40 WIRE FLAT CABLE

EXTERNAL CABLE TYPE 2:

EXTERNAL CABLE TYPE 3:

EXTERNAL CABLE TYPE 4:

Drawn by

HO/ma

Remarks

Approved

Date

5.6.81

Replacement for

Date

Replaced by

Date

NORSK DATA A.S
Oslo, Norway

Title ND - 100 ERROR LOG
CARD 1146 USED ON CARD 3009

Drawing no.
4 - 9458

NO.	SIGNAL	POLARITY	PLUG BERG	EUROPLUG NORD-100	PLUG PANEL 2x37 pin plug connection		
1	B 15 L	0	BERG 95	a20	1		
	B 15 L	1	BERG 94	c20	20		
2	B 14 L	0	BERG 93	a19	2		
	B 14 L	1	BERG 92	c19	21		
3	B 13 L	0	BERG 91	a18	3		
	B 13 L	1	BERG 90	c18	22		
4	B 12 L	0	BERG 89	a17	4		
	B 12 L	1	BERG 88	c17	23		
5	B 11 L	0	BERG 87	a16	5		
	B 11 L	1	BERG 86	c16	24		
6	B 10 L	0	BERG 85	a15	6		
	B 10 L	1	BERG 84	c15	25		
7	B 9 L	0	BERG 83	a14	7		
	B 9 L	1	BERG 82	c14	26		
8	B 8 L	0	BERG 81	a13	8		
	B 8 L	1	BERG 80	c13	27		
9	B 7 L	0	BERG 79	a12	9		
	B 7 L	1	BERG 78	c12	28		
10	B 6 L	0	BERG 77	a11	10		
	B 6 L	1	BERG 76	c11	29		
11	B 5 L	0	BERG 75	a10	11		
	B 5 L	1	BERG 74	c10	30		
12	B 4 L	0	BERG 73	a 9	12		
	B 4 L	1	BERG 72	c 9	31		
13	B 3 L	0	BERG 71	a 8	13		
	B 3 L	1	BERG 70	c 8	32		
14	B 2 L	0	BERG 69	a 7	14		
	B 2 L	1	BERG 68	c 7	33		
15	B 1 L	0	BERG 67	a 6	15		
	B 1 L	1	BERG 66	c 6	34		
16	B 0 L	0	BERG 65	a 5	16		
	B 0 L	1	BERG 64	c 5	35		
17	LINTL	0	BERG 63	a 4	17		
	LINTL	1	BERG 62	c 4	36		
18	LDRYL	0	BERG 61	a 3	18		
	LDRYL	1	BERG 60	c 3	37		
19	ACTL	0	BERG 59	a 2	1		
	ACTL	1	BERG 58	c 2	20		
20	LIOXL	0	BERG 57	a 1	2		
	LIOXL	1	BERG 56	c 1	21		
21		0	BERG 55		3		
		1	BERG 54		22		

DRAWN BY HO/ma
APPROVED BY
DATE 5.6.81

Remarks

Replacement for Date
Replaced by Date

MEMORY & CACHE SIZE
COMBINATIONS ND-100 - ND-500

DEFINED CONFIGURATIONS					MPM CRATE SIZE	MAX-MIN MPM SIZE	INTERLEAVE	
MPM OTHER	MPM ND CAB	MPM ND-100	MPM ND-500	CACHE SIZE			BANK	BANK
LOCAL	-	-	YES	32 KB 1/4	SINGLE	MIN 128 KB MAX 512 KB	OK	
LOCAL	-	-	YES	32 KB 1/4	DOUBLE	MIN 128 KB MAX 1 MB		OK
LOCAL	-	-	YES	64 KB 1/2	DOUBLE	MIN 256 KB MAX 1 MB	OK	
LOCAL	-	YES	YES	64 KB 1/2	DOUBLE	MIN 256 KB MAX 2 MB		OK
LOCAL	-	YES	YES	128 KB 1/1	DOUBLE	MIN 512 KB MAX 2 MB	OK	
LOCAL	YES	YES	YES	128 KB 1/1	DOUBLE	MIN 1 MB MAX 4 MB		OK




NORSK DATA A.S
Oslo, Norway

Title



BMPM CONFIGURATION

Drawing no.



Each unit represent
a dual MPM rack



MIN
1/1 CACHE
4 MB
MAX. MEM. DEF.



MIN
1/2 CACHE
2 MB



MIN
1/4 CACHE
1/2 MB

DRAWN BY TS/eml

APPROVED BY

DATE 26/05/81

Remarks


Replacement for

Date

Replaced by

Date

NORSK DATA A.S Oslo, Norway	Title <u>DUAL BMPM LAYOUT</u>	Drawing no.



POWER DISTR →

PLUG PANEL →

A	B	C	D
	I. LEAVE 8W	IADD IN	DADD IN
	4W	IADD OUT	DADD OUT
	2W	IDATA 0	DDATA 0
	0W	IDATA 1	DDATA 1
	N100ADD IN	IDATA 2	DDATA 2
	N100A OUT	IDATA 3	DDATA 3
	N100D IN		
	N100D OUT		
	ERR LOG IN		
	ERR LOG OUT		

DRAWN BY	Remarks	Replacement for	Date
APPROVED BY		Replaced by	Date
DATE			

NORSK DATA A.S Oslo, Norway			Title <u>DUAL BMPM INTERNAL WIRING</u>										Drawing no.																																																							
A	B	C	D	E	F	G	H	I	J	K	L	M																																																								
			A	B	A	B	LOG	B	A	B	A		LP																																																							
			A	A	D	D		D	D	A	A		M																																																							
			D	D	A	A		A	A	D	D																																																									
			D	D	T	T		T	T	R	R																																																									
			R	R	A	A		A	A																																																											
			1976		1976		1976		1976																																																											
			CX		DX		DY		CY																																																											
N	O	P	Q	R	S	T	U	V	W	X	Y	Z																																																								
													LP																																																							
													M																																																							
<p>Internal wiring from BMPM card rack M to local plug panel LP. Same wiring between each rack M and panel LP.</p> <table><tbody><tr><td>M10</td><td>-</td><td>LP:D</td><td>M12</td><td>-</td><td>LP:R</td></tr><tr><td>M11</td><td>-</td><td>LP:E</td><td>M13</td><td>-</td><td>LP:T</td></tr><tr><td>M14</td><td>-</td><td>LP:F</td><td>M16</td><td>-</td><td>LP:Q</td></tr><tr><td>M15</td><td>-</td><td>LP:G</td><td>M17</td><td>-</td><td>LP:S</td></tr><tr><td>M18</td><td>-</td><td>LP:H</td><td>M20</td><td>-</td><td>LP:U</td></tr><tr><td>M22</td><td>-</td><td>LP:I</td><td>M21</td><td>-</td><td>LP:W</td></tr><tr><td>M23</td><td>-</td><td>LP:J</td><td>M24</td><td>-</td><td>LP:V</td></tr><tr><td>M26</td><td>-</td><td>LP:K</td><td>M25</td><td>-</td><td>LP:X</td></tr><tr><td>M27</td><td>-</td><td>LP:L</td><td></td><td></td><td></td></tr></tbody></table>															M10	-	LP:D	M12	-	LP:R	M11	-	LP:E	M13	-	LP:T	M14	-	LP:F	M16	-	LP:Q	M15	-	LP:G	M17	-	LP:S	M18	-	LP:H	M20	-	LP:U	M22	-	LP:I	M21	-	LP:W	M23	-	LP:J	M24	-	LP:V	M26	-	LP:K	M25	-	LP:X	M27	-	LP:L			
M10	-	LP:D	M12	-	LP:R																																																															
M11	-	LP:E	M13	-	LP:T																																																															
M14	-	LP:F	M16	-	LP:Q																																																															
M15	-	LP:G	M17	-	LP:S																																																															
M18	-	LP:H	M20	-	LP:U																																																															
M22	-	LP:I	M21	-	LP:W																																																															
M23	-	LP:J	M24	-	LP:V																																																															
M26	-	LP:K	M25	-	LP:X																																																															
M27	-	LP:L																																																																		
DRAWN BY TS/eml			Remarks										Replacement for Date																																																							
APPROVED BY													Replaced by Date																																																							
DATE 22/05/81																																																																				

NORSK DATA A.S Oslo, Norway		Title DUAL BMPM WIRING LOCAL PANELS TO EXTERNAL PANELS		Drawing no.	
---------------------------------------	--	--	--	-------------	--

A	B	C	D	E	F	G	H	I	J	K	L	M	← Local plug panel LP	
A	B	A	B	A	B	A	B	A	B	A	B	A		
A	A	D	D	L	D	D	A	D	D	D	D	D		
D	D	A	A	O	A	A	D	D	D	D	D	D		
D	D	T	T	G	T	T	D	D	D	D	D	D		
R	R	A	A	A	A	A	R	R	R	R	R	R		
			1976			1976			1976			1976		
			CX			DX			DY			DX		

N	O	P	Q	R	S	T	U	V	W	X	Y	Z
---	---	---	---	---	---	---	---	---	---	---	---	---

Port A, allocated for DMA, is not wired.

PORT B: EP:B6 Ext.cable B-ADDR

EP:B7/10- LP1:D1

LP1:D2 - LP2:D2

LP2:D1 - LP2:J2

LP2:J1 - LP1:J1

LP1:J2 - EP:B5

EP:B4 - LP1:F1 B-DATA

LP1:F2 - LP2:F2

LP2:F1 - LP2:H2

LP2:H1 - LP1:H1

LP1:H2 - EP:B3

PORT D: EP:D10 Ext.cable D-ADDR

EP:D10 - LP1:V1

LP1:V2 - LP2:V1

LP2:V2 - LP2:T1

LP2:T2 - LP1:T1

LP1:T2 - EP:D9

EP:D8 - LP1:S1 D-DATA0

LP1:S2 - T

EP:D7 - LP1:U1 D-DATA1

LP1:U2 - T

EP:D6 - LP2:S1 D-DATA2

LP2:S2 - T

EP:D5 - LP2:U1 D-DATA3

LP2:U2 - T

PORT C: EP:C10 Ext.cable C-ADDR

EP:C10 - LP1:X1

LP1:X2 - LP2:X1

LP2:X2 - LP2:R1

LP2:R2 - LP1:R1

LP1:R1 - EP:C9

EP:C8 - LP1:Q1 C-DATA0

LP1:Q2 - T

EP:C7 - LP1:W1 C-DATA1

LP1:W2 - T

EP:C6 - LP2:Q1 C-DATA2

LP2:Q2 - T

EP:C5 - LP2:W1 C-DATA3

LP2:W2 - T

	A	B	C	D	
	I.LEAVE 8W	IADD IN	DADD IN		10
	I.LEAVE 4W	IADD OUT	DADD OUT		9
	I.LEAVE 2W	IDATA 0	DDATA 0		8
	I.LEAVE 0W	IDATA 1	DDATA 1		7
	N100 ADD IN	IDATA 2	DDATA 2		6
	N100 ADD OUT	IDATA 3	DDATA 3		5
	N100 DATA IN				4
	N100 DATA OUT				3
	ERR.LOG IN				2
	ERR.LOG OUT				1

DRAWN BY TS/eml	Remarks	Replacement for Date
APPROVED BY		Replaced by Date
DATE 25/05/81		

NORSK DATA A.S
Oslo, Norway

Title

ND-100 ND-500 BMPM
INTERCONNECTION

Drawing no.

1/1 CACHE

DUAL BMPM

A B C D			
I. LEAVE 8W	IADD IN	DADD IN	
4W	IADD OUT	DADD OUT	
2W	IDATA	DDATA	
0W	IDATA	DDATA	
N100 ADD IN	IDATA	DDATA	
N100 ADD OUT	IDATA	DDATA	
N100 DATA IN			
N100 DATA OUT			
ERR LOG IN			
ERR LOG OUT			

DATA	IF
DATA	DATA
DATA	DATA
DATA	DATA
ADDR	DATA

ND-500 PLUG PANEL

DUAL BMPM

A B C D			
I. LEAVE 8W	IADD IN	DADD IN	
4W	IADD OUT	DADD OUT	
2W	IDATA	DDATA	
0W	IDATA	DDATA	
N100 ADD IN	IDATA	DDATA	
N100 ADD OUT	IDATA	DDATA	
N100 DATA IN			
N100 DATA OUT			
ERR LOG IN			
ERR LOG OUT			

DATA OUT	ADDR OUT
	ERR
	ERR
	ND-500 IF
	ND-500 IF

ND-100 PLUG PANEL

DRAWN BY TS/eml

APPROVED BY

DATE 26/05/81


Remarks

Replacement for

Date

Replaced by

Date



DRAWN BY TS/eml	Remarks	Replacement for	Date
APPROVED BY			
DATE 27/05/81		Replaced by	Date

NORSK DATA A.S
Oslo, Norway

Title


ND-500 PLUG PANEL

1/1 CACHE


Drawing no.

Plug panel as it will be viewed from the back side of the ND-500 cabinet.

D6



CONTROL IN
5203



DDATA IN

R


ND-500 IF
ND-500 IF

2


1

C13

D7




CONTROL IN
5203




DDATA IN

P

D1



CONTROL IN
5203




H


C1

IDATA IN

D8




CONTROL IN
5203




DDATA IN

O

D2



CONTROL IN
5203




G


C2

IDATA IN

D9




CONTROL IN
5203




DDATA IN

N

D3



CONTROL IN
5203



F

C3

IDATA IN

U

DADD 1/4 C

T

DADD 1/2 C

S

DADD 1/1 C

C12

~~DADD IN~~

5204

IADD 1/4 C

IADD 1/2 C

IADD 1/1 C

~~IADD IN~~


K

J


I

C11

D4



CONTROL IN
5203




E

C4

IDATA IN

All plugs mounted on PCB 5203 and 5204 are flat cable type, 2x32 pins.

Plugs marked  are mounted on the rear side of the print and connected to ND-500 backwiring, the other from the front and connected to BMPM plug panels.

DRAWN BY TS/eml

Remarks

Replacement for

Date

APPROVED BY

Replaced by

Date

DATE 25/05/81

G.P. SELECT CUSTOMER CONFIGURATION BY X IN WINDOW

RIBBON CABLE CONFIGURATION LIST, PRINT NO. 5203															① CACHE DATA/INSTR.	② CACHE ADDR.	③ B-PORT MPM ND-100	CACHE MODULE #	ND-100 MPM B-PORT	MPM B-PORT	MPM	ADDR.	CACHE	CODING					
1/1 CACHE 1 + 2 + 1			1/1 CACHE 1 + 1			1/2 CACHE 1 + 1			1/2 CACHE 1			1/4 CACHE 1			1/4 CACHE 1/2														
M2.C08			M2.C08			M2.C08			M2.C08			M2.C08			M2.C08			EM - MOST INSTR.①	# 1										
M2.C06			M2.C07			M2.C06			M2.C07			M2.C06			M2.C07			EL - LEAST INSTR.											
M2.D08	8W	RACK INTERLEAVED	M2.D08	8W	BANK INTERLEAVED	M2.D08	4W	RACK INTERLEAVED	M2.D08	4W	BANK INTERLEAVED	M2.D08	2W	RACK INTERLEAVED	M2.D08	2W	BANK INTERLEAVED	NM - MOST DATA											
M2.D06			M2.D07			M2.D06			M2.D07			M2.D06			M2.D07			NL - LEAST DATA											
M4.C08				M2.C06					M4.C08				M2.C06					M4.C08			M2.C06			FM - MOST INSTR.					
M4.C06				M2.C05					M4.C06				M2.C05					M4.C06			M2.C05			FL - LEAST INSTR.					
M4.D08	0W		M2.D06	0W		M4.D08	0W		M2.D06	0W		M4.D08	0W		M2.D06	0W		OM - MOST DATA	# 2										
M4.D06			M2.D05			M4.D06			M2.D05			M4.D06			M2.D05			OL - LEAST DATA											
M6.C08			M4.C08			M6.C08			M4.C08			M6.C08			M4.C08			GM - MOST INSTR.											
M6.C06			M4.C07			M6.C06			M4.C07			M6.C06			M4.C07			GL - LEAST INSTR.											
M6.D08	0W		M4.D08	0W		M6.D08	0W		M4.D08	0W		M6.D08	0W		M4.D08	0W		PM - MOST DATA	# 3										
M6.D06			M4.D07			M6.D06			M4.D07			M6.D06			M4.D07			PL - LEAST DATA											
M8.C08			M4.C06			M8.C08			M4.C06			M8.C08			M4.C06			HM - MOST INSTR.											
M8.C06			M4.C05			M8.C06			M4.C05			M8.C06			M4.C05			HL - LEAST INSTR.											
M8.D08	0W		M4.D06	0W		M8.D08	0W		M4.D06	0W		M8.D08	0W		M4.D06	0W		RM - MOST DATA	# 4										
M8.D06			M4.D05			M8.D06			M4.D05			M8.D06			M4.D05			RL - LEAST DATA											
M2): ND-500 M4): MPM CAB M6): MPM CAB M8): ND-100			M2): ND-500 M4): ND-100			M2): ND-500 M4): ND-100			M2): ND-500			M2): ND-500			M2): ND-500			<div>MULTIPORT ASSY CODING</div>											
M2.C09 - M4.C10 M2.C10 - I M2.D09 - M4.D10 M2.D10 - S M4.C09 - M6.C10 M4.D09 - M6.D10 M6.C09 - M8.C10 M6.D09 - M8.D10 M8.C09 - T M8.D09 - T			M2.C05 - M4.C10 M2.C10 - I M2.D09 - M4.D10 M2.D10 - S M4.C09 - T M4.D09 - T			M2.C09 - M4.C10 M2.C10 - J M2.D09 - M4.D10 M2.D10 - T M4.C09 - T M4.D09 - T			M2.C09 - T M2.C10 - J M2.D09 - T M2.D10 - T			M2.C09 - T M2.C10 - K M2.D09 - T M2.D10 - U			M2.C09 - T M2.C10 - K M2.D09 - T M2.D10 - U													K - IADDR. 1/4 U - DADDR 1/4 J - IADDR 1/2 T - DADDR 1/2 I - IADDR 1/1 S - DADDR 1/1	
M2.C09 - M4.C10 M2.C10 - I M2.D09 - M4.D10 M2.D10 - S M4.C09 - M6.C10 M4.D09 - M6.D10 M6.C09 - M8.C10 M6.D09 - M8.D10 M8.C09 - T M8.D09 - T			M2.C05 - M4.C10 M2.C10 - I M2.D09 - M4.D10 M2.D10 - S M4.C09 - T M4.D09 - T			M2.C09 - M4.C10 M2.C10 - J M2.D09 - M4.D10 M2.D10 - T M4.C09 - T M4.D09 - T			M2.C09 - T M2.C10 - J M2.D09 - T M2.D10 - T			M2.C09 - T M2.C10 - K M2.D09 - T M2.D10 - U			M2.C09 - T M2.C10 - K M2.D09 - T M2.D10 - U						ND-500 PANEL								
Same as 1/1 1+1 M4.B05-M6.B06 M6.B07-MPM CRATE M6.B05-M8.B06 M8.B05-T M8.B07-MPM CRATE M4.B03-M6.B04 M6.B03-M8.B04 M8.B03-T M4.B01-M6.B02 M6.B01-M8.B02 M8.B01-T			M2.B10-MPM CRATE M2.B06-ND-100 ADDR M2.B05-M4.B06 M4.B07-MPM CRATE M4.B05-T M2.B03-M4.B04 M4.B03-T M2.B01-M4.B02 M4.B01-T M2.B04-ND-100 DATA M2.B02-ND-100 LOG			M2.B09-MPM CRATE M2.B06-ND-100 ADDR M2.B05-M4.B06 M4.B07-MPM CRATE M4.B05-T M2.B03-M4.B04 M4.B03-T M2.B01-M4.B02 M4.B01-T M2.B04-ND-100 DATA M2.B02-ND-100 LOG			M2.B09-MPM CRATE M2.B06-ND-100 ADDR M2.B05-T M2.B04-ND-100 DATA M2.B03-T M2.B02-ND-100 LOG M2.B01-T			M2.B09-MPM CRATE M2.B06-ND-100 ADDR M2.B05-T M2.B04-ND-100 DATA M2.B03-T M2.B02-ND-100 LOG M2.B01-T			M2.B08-MPM CRATE M2.B06-ND-100 ADDR M2.B05-T M2.B04-ND-100 DATA M2.B03-T M2.B02-ND-100 LOG M2.B01-T						M2.B08-MPM CRATE M2.B06-ND-100 ADDR M2.B05-T M2.B04-ND-100 DATA M2.B03-T M2.B02-ND-100 LOG M2.B01-T			B10 - 8W ADDR B09 - 4W ADDR B08 - 2W ADDR B07 - 0W ADDR B06 - ADDR IN B05 - ADDR OUT B04 - DATA IN B03 - DATA OUT B02 - LOG IN B01 - LOG OUT			B- PORT ND-100 MEMORY		


ND-100/ND-500 PLUG PANEL INTERCONNECTION

1/4 cache 2 way bank interleave

Max. 0,5 Mbyte

Ⓣ=Termin.
plug.

NB:
Location of plugs in
ND100 plug panel may
be different
than shown here




ND-100/ND-500 PLUG PANEL INTERCONNECTION

1/4 cache 2 way rack interleave

Max. 1 Mbyte

⊙=Termin.
plug.

NB:
Location of plugs in
ND100 plug panel may
be different
than shown here




ND-100/ND-500 PLUG PANEL INTERCONNECTION


1/2 cache 4 way bank interleave
Max. 1 Mbyte

Ⓣ=Termin.
plug.

NB:
Location of plugs in
ND100 plug panel may
be different
than shown here



ND-100/ -500 PLUG PANEL
INTERCONNECTION




1/2 cache 4 way rack
interleave

Max. 2 Mbyte

ND-100, D-500 PLUG PANEL

INTERCONNECTION






1/1 cache 8 way bank
interleave

Max. 2 Mbyte


ND-100 ID-500 PLUG PANEL INTERCONNECTION

1/1 cache 8 w. rack interleave
Max. 4 Mbyte







ADDRESS MULTIPLEXERS




START MEMORY CYCLE




CHIP STROKES



CYCLE STATUS











ENABLE DATA TO BUS



MEMORY RESPONSE








TIME COUNTER







DATA TRANSCIVERS









ALL IC'S EXCEPT 1A, 3A, 4A, 7A, 9A AND 10A ARE CONNECTED TO 5V STANDBY



Oppdal. Illg. ECO nr. 10-498	2.5.78	BW
14F4,5,6 integ. C-version hermet.	23.12.77	PJ/5-1
Ajourf. og påfølg. D.	13.10.77	PJ/2-1
Report	Date	Sign.
32K RAM 1132.D		
A/S NORSE DATA-ELEKTRONIK		
4A32		





ADDRESS LINE RECEIVERS



Address perform ADDR = LIMIT + 1 + ADDR - LIMIT!
If overflow then ADDR > LIMIT.

LOK ₁	UOK ₀		
0	0	ADDR < LOW < UPP	ADDR. BELOW RANGE
0	1	UPP < ADDR < LOW	RANGE NEG (No access)
1	0	<u>LOW < ADDR < UPPER</u>	<u>ADDR. WITHIN RANGE</u>
1	1	LOW < UPP < ADDR	ADDR. ABOVE RANGE










- 1 pk 7400
- 1 pk 74500
- 1 pk 7404
- 1 pk 74504
- 1 pk 74511
- 1 pk 7414
- 1 pk 7420
- 1 pk 7427
- 1 pk 7454
- 1 pk 7474
- 1 pk 745112
- 1 pk 74155
- 4 pk 745283
- 5 pk 8006
- 1 pk 8097
- 1 pk 8098
- 6 pk 26LS32
- 29 pk

7E, 11E and 13E is not mounted when thumbwheel switches are used

Tegnetet på cracked.
av ECO 10-525 relief. 4.2 80/BW







OPPDAT TOM ECO 10-525 Emtr. I E 31.7.78 TEAA/BW
OPPDAT TQM ECU 10-499 2.5.78 H1V
FSD (D) ECO 10-478 31.3.78 H1V

OPPDAT ECU ECO 10-466	27.12.77	P.L.
Signalnivåen ECU emtr	25.1.78	P.L. H1V
BIG MPM ADDRESS	1142.E	
AS NORSE DATA ELEKTRONIK		LA62



ACCESS	DELA
WRITE	0
18 BIT READ	20
ERROR DISABLE	20
21 BIT READ	40
21 BIT CORRECTED	90


LOGGING	
OPPAR TO M. ECO. M-523, DLE	31.7.78 BW
Ajour/pt	28.4.78 PU BW
Remot	Date Sign
BIO MPM DATA	Time-BW 29.11
1143.E	Rem-FU
AS WORK DATA-ELECTRONICS	Appr
	4443




- (78) (79) +5V
- (80) (81) +12V
- (82) (83) -12V
- (0) (1) NOT USED
- (98) (99) USED
- (84) (2) (94)
- (86) (3) (96)
- (88) (90) (97)
- (42) BA9.
- (43) BA10.
- (44) BA11.
- (45) BA12.
- (46) BA13.
- (48) BA14.
- (49) BA15.
- (51) BA16.
- (52) BA17.
- (53) BA18.
- (55) BA19.

OFF DAT. TO M. ECO 10-810	4.2.00	OV
Model	Date	Sign
BIG MPH CONTROL	1144.CDEF	
WORKER DATA A.B	4A44	

CABLE DIMENSION 0,3 mm²




OPERATOR PANEL, REAR VIEW

 corrected 12.02.81 . H.O.

DRAWN BY *HO/Emil*
APPROVED BY
DATE 09.10.80

Remarks RERLACES DRAWING NO. 4-9455
FOR BOTH VERSION OF NORD-100

Replacement for	Date
Replaced by	Date



ID. NO.	CARD PRINT
322571	A A

Corrected		Date		Sign.	
PANEL CONTROL ND 500		Print no.	Drawn AL 10/04/81		
		1981	Contr. TS.		
NORSK DATA A.S Oslo, Norway		Page 1 of 1			
		Replacement for			
		Replaced by			

Replacement for	Date
Replaced by	Date

NORSK DATA A.S

Title

1981 PCB OP.PANEL CABLE FOR NORD - 500


Drawing No.

3 - 9502

WIRE NO.	SIGNAL	POLARITY	N-500 FRAME P12 D-CONNECTOR FOR CABLE TRIPPEL BERG CONNECTOR PIN NO.	PLUG ON 1981 PCB IN OP: PANEL FOR CABLE DOUBLE BERG CONNECTOR PIN NO.	PLUG PL 8 ON N-500 POWER CONTROL PANEL PIN NO.	TERMINAL STRIP BEHIND N-500 FRAME	COLOUR CODE	WIRE GAUGE
01			DC 1					
02	GND		DA 1	21			BLACK	0,20
03			DC 2					
04	+5V		DA 2	22			GREEN	0,20
05			DC 3					
06			DA 3					
07			DC 4					
08			DA 4					
09			DC 5					
10			DA 5					
11			DC 6					
12			DA 6					
13			DC 7					
14			DA 7					
15			DC 8					
16			DA 8					
17			DC 9					
18			DA 9					
19			DC 10					
20			DA 10					
21			DC 11					
22			DA 11					
23			DC 12					
24			DA 12					
25			DC 13					
26			DA 13					
27			DC 14					
28			DA 14					
29			DC 15					
30			DA 15					
31			DC 16					
32			DA 16					
33	RUNNING		DC 17	30	NC		BROWN	0,20
34	GND		DA 17	29	NC		BLACK	0,20
35	SWMCL		DC 18	34	NC		GREY	0,20
36	GND		DA 18	33	NC		BLACK	0,20
37	DMCL		DC 19	NC	8	1 MI	GREY	0,75
38	GND		DA 19	NC	10	2 GND	BLACK	0,75
39						3 MI	GREY	0,75
40						4 GND	BLACK	0,75
41	POWER FAIL		DC 20	NC	9	5 PFINT	WHITE	0,75
42	GND		DA 20	NC	10	6 GND	BLACK	0,75
43					9	7 PFINT	WHITE	0,75
44					10	8 GND	BLACK	0,75
45					12	9 EXT.PF	BROWN	0,75
46					10	10 GND	BLACK	0,75
47								
48								
49								
50								
51								
52								
53								
54								
55								
56								
57								
58								
59								
60								
61								
62								
63								
64								

INTERNAL CABLE TYPE: TWISTED PAIR IN PVC TUBING
 EXTERNAL CABLE TYPE 1:
 EXTERNAL CABLE TYPE 2:
 EXTERNAL CABLE TYPE 3:
 EXTERNAL CABLE TYPE 4:

Drawn by HO/ma	Remarks NC - NO CONNECTION	Replacement for	Date
Approved		Replaced by	Date
Date 25.2.81			



SW1 = Battery switch 1
SW2 = Battery switch 2

SEE DRAWING 3-9524

230V POWER PANEL
SEE DRAWING NO. 3-9504, 3-9505, 3-9506

Corrected		Date	Sign.
MAIN DISTRIBUTION AND POWER CONTROL WITH SUPPLY IN 11 MOD. CAB.		Scale ~	Drawn <i>MJM</i> 18.5.81
		Contr.	
		Appr.	
Replacement for		3-9523	
NORSK DATA A.S. Oslo, Norway		Replaced by	

Cable type: Ölflex 2x1.5" + Screen

Plug Otto Hail 106

CABLE MAINS NORD POWER SUPPLY

1:1

Plug Otto Hail 104

$l = 2,1 \text{ m}$

Brown = L
Blue = N
Screen = E (Earth)

AMP 206429-1
+ AMP 206358-1

MAIN CABLE FLOPPY 11 MOD.

cable type: Ölflex 2x0.75" + Screen

otto Hail 4030

Brown = Pin 3
Blue = Pin 4
Screen = Pin 2

Brown = L
Blue = N
Screen = E (Earth)

Cable type: Ölflex 2x1.5" + Screen

Plug Otto Hail 106

CABLE MAINS POWER SUPPLY 4

Blue AMP 32442

Red AMP 322426

$l = 2,2 \text{ m}$

Brown = L
Blue = N
Screen = E (Earth)

Brown = 1
Blue = 2
Green = 3

Cable type: 2x0.75" + Screen

AMP 206429-1
+ AMP 206358-1

CABLE 1.2.3. 1:1

AMP 206060-1
+ AMP 206358-1

$l = X$

Brown = Pin 3
Blue = Pin 4
Screen = Pin 2

Length

cable 1 = 1.6 m
cable 2 = 2.8 m
cable 3 = 0.3 m

cable 1 = cable mains control panel 11 module cabinet
cable 2 = cable mains to top fan 11 modul cabinet
cable 2. Used for main control between master cabinet and slave cabinet.
cable 3 = cable mains top fan 30 cm 11 module cabinet.

SEE DRAWING 3-9523

NB! screen on all these cables are of copper.

Corrected		Date	Sign.
MAINS CABLES USED IN 11-MODULE CAB.		Scale	Drawn M/M 26.5.81.
		Contr.	Appr.
Replacement for		3-9524	
NORSK DATA A.S Oslo, Norway		Replaced by	

