



TYPES SN54194, SN54LS194, SN74194, SN74LS194, SN74S194  
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

functional block diagrams




'LS194, 'S194




dynamic input activated by a transition from a high level to a low level.

TYPES SN54194, SN54LS194, SN74194, SN74LS194, SN74S194  
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

typical wave, load, right shift, left shift, inhibit, and clear sequences





schematics of inputs and outputs



SN54LS192, SN54LS193,  
SN74LS193  
AL CLOCK WITH CLEAR)

INFORMATION



0 Ω, duty cycle = 50%.

'L193.  
193 binary counters. Count cycle for '192, L193.

193.  
L193.

ES

TTL  
MSI

## TYPES SN54194, SN54LS194, SN54S194, SN74194, SN74LS194, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

- Parallel Inputs and Outputs
- Four Operating Modes:  
Synchronous Parallel Load  
Right Shift  
Left Shift  
Do Nothing
- Positive Edge-Triggered Clocking
- Direct Overriding Clear

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'194	36 MHz	195 mW
'LS194	28 MHz	60 mW
'S194	105 MHz	425 mW

Description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

- Parallel (Broadside) Load
- Shift Right (In the direction  $Q_A$  toward  $Q_D$ )
- Shift Left (In the direction  $Q_D$  toward  $Q_A$ )
- Inhibit Clock (Do nothing)


Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs,  $S_0$  and  $S_1$ , high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when  $S_0$  is high and  $S_1$  is low. Serial data for this mode is entered at the shift-right data input. When  $S_0$  is low and  $S_1$  is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls of the SN54194/SN74194 should be changed only while the clock input is high.

CLEAR	MODE		CLOCK	INPUTS				OUTPUTS				
	$S_1$	$S_0$		SERIAL		PARALLEL		$Q_A$	$Q_B$	$Q_C$	$Q_D$	
				LEFT	RIGHT	A	B					C
L	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$
H	H	H	↑	X	X	a	b	c	a	b	c	d
H	L	H	↑	X	H	X	X	X	H	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
H	L	H	↑	X	L	X	X	X	L	$Q_{An}$	$Q_{Bn}$	$Q_{Cn}$
H	H	L	↑	H	X	X	X	X	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	H
H	H	L	↑	L	X	X	X	X	$Q_{Bn}$	$Q_{Cn}$	$Q_{Dn}$	L
H	L	L	X	X	X	X	X	X	$Q_{A0}$	$Q_{B0}$	$Q_{C0}$	$Q_{D0}$

H = high level (steady state)  
L = low level (steady state)  
X = irrelevant (any input, including transitions)  
↑ = transition from low to high level  
a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively  
 $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$  = the level of  $Q_A, Q_B, Q_C,$  or  $Q_D$ , respectively, before the indicated steady-state input conditions were established  
 $Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn}$  = the level of  $Q_A, Q_B, Q_C, Q_D$ , respectively, before the most recent ↑ transition of the clock.



positive logic: see function table

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

SSI GATES... LOGIC AND PIN ASSIGNMENTS (TOP VIEWS)

**00**  
 QUADRUPLE 2-INPUT  
 POSITIVE-NAND GATES  
 WITH OPEN-COLLECTOR OUTPUTS

positive logic:  
 $Y = \overline{AB}$

See page 86

SN5400/SN7400(J, N)  
 SN54H00/SN74H00(W)  
 SN54L00/SN74L00(T)  
 SN54S00/SN74S00(J, N, W)

**01**  
 QUADRUPLE 2-INPUT  
 POSITIVE-NAND GATES  
 WITH OPEN-COLLECTOR OUTPUTS

positive logic:  
 $Y = \overline{AB}$

See page 88

SN5401/SN7401(J, N)  
 SN54LS01/SN74LS01(J, N, W)

**02**  
 QUADRUPLE 2-INPUT  
 POSITIVE-NOR GATES

positive logic:  
 $Y = \overline{A+B}$

See page 92

SN5402/SN7402(J, N)  
 SN54L02/SN74L02(J, N)  
 SN54LS02/SN74LS02(J, N, W)  
 SN54S02/SN74S02(J, N, W)

54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

SSI GATES... LOGIC AND PIN ASSIGNMENTS (TOP VIEWS)

**03**  
 QUADRUPLE 2-INPUT  
 POSITIVE-NAND GATES  
 WITH OPEN-COLLECTOR OUTPUTS

positive logic:  
 $Y = \overline{AB}$

See page 88

SN5403/SN7403(J, N)  
 SN54H03/SN74H03(J, N)  
 SN54LS03/SN74LS03(J, N, W)  
 SN54S03/SN74S03(J, N, W)

**04**  
 HEX INVERTERS

positive logic:  
 $Y = \overline{A}$

See page 86

SN5404/SN7404(J, N)  
 SN54H04/SN74H04(J, N)  
 SN54LS04/SN74LS04(J, N, W)  
 SN54S04/SN74S04(J, N, W)

**05**  
 HEX INVERTERS  
 WITH OPEN-COLLECTOR OUTPUTS

positive logic:  
 $Y = \overline{A}$

See page 88

SN5405/SN7405(J, N)  
 SN54H05/SN74H05(J, N)  
 SN54LS05/SN74LS05(J, N, W)  
 SN54S05/SN74S05(J, N, W)

**06**  
 HEX INVERTER BUFFERS/DRIVERS  
 WITH OPEN-COLLECTOR  
 -HIGH-VOLTAGE OUTPUTS

positive logic:  
 $Y = \overline{A}$

See page 106

SN5406/SN7406(J, N, W)

TYPE SN7489  
64-BIT READ/WRITE MEMORY

BULLETIN NO. DLS 7211386, FEBRUARY 1971 - REVISED DECEMBER 1972

- For Application as a "Scratch Pad" Memory with Nondestructive Read-Out
- Fully Decoded Memory Organized as 16 Words of Four Bits Each
- Fast Access Time . . . 33 ns Typical
- Diode-Clamped, Buffered Inputs
- Open-Collector Outputs Provide Wire-AND Capability
- Typical Power Dissipation . . . 375 mW
- Compatible with Most TTL and DTL Circuits

description

This 64-bit active-element memory is a monolithic, high-speed, transistor-transistor logic (TTL) array of 64 flip-flop memory cells organized in a matrix to provide 16 words of four bits each. Each of the 16 words is addressed in straight binary with full on-chip decoding.

The buffered memory inputs consist of four address lines, four data inputs, a write enable, and a memory enable for controlling the entry and access of data. The memory has open-collector outputs which may be wire-AND connected to permit expansion up to 4704 words of N-bit length without additional output buffering. The open-collector outputs may be utilized to drive external loads directly; however, dynamic response of an output can, in most cases, be improved by using an external pull-up resistor in conjunction with a partially loaded output. Access time is typically 33 nanoseconds; power dissipation is typically 375 milliwatts.


write operation

Information present at the data inputs is written into the memory by addressing the desired word and holding both the memory enable and write enable low. Since the internal output of the data input gate is common to the input of the sense amplifier, the sense output will assume the opposite state of the information at the data inputs when the write enable is low.



read operation

The complement of the information which has been written into the memory is nondestructively read out at the four sense outputs. This is accomplished by holding the memory enable low, the write enable high, and selecting the desired address.

functional block diagram



schematics of inputs and outputs



positive logic: see description

† Pin assignments for these circuits are the same for all packages.

FUNCTION TABLE

ME	WE	OPERATION	CONDITION OF OUTPUTS
L	L	Write	Complement of Data Inputs
L	H	Read	Complement of Selected Word
H	L	Inhibit Storage	Complement of Data Inputs
H	H	Do Nothing	High

For applications in:  
Digital Computer Systems  
Data-Handling Systems  
Control Systems

SN54283/SN74283 Are Recommended For  
New Designs as They Feature Supply Voltage  
and Ground on Corner Pins to Simplify  
Board Layout

TYPE	TYPICAL ADD TIMES	TYPICAL POWER DISSIPATION PER 4-BIT ADDER
'83A	TWO WORDS 43 ns EIGHT WORDS 89 ns	310 mW 75 mW

**description**

These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. The adders are designed so that logic levels of the input and output, including the carry, are in their true form. Thus the end-around carry is accomplished without the need for level inversion. Designed for medium-to-high-speed, the circuits utilize high-speed, high-fan-out transistor-transistor logic (TTL) but are compatible with both DTL and TTL families.

The '83A circuits feature full look ahead across four bits to generate the carry term in typically 10 nanoseconds to achieve partial look-ahead performance with the economy of ripple carry.

The 'LS83 can reduce power requirements to less than 20 mW/bit for power-sensitive applications. These circuits are implemented with single-inversion, high-speed, Darlington-connected serial-carry circuits within each bit.


Series 54 and 54LS circuits are characterized for operation over the full military temperature range of -55°C to 125°C. Series 74 and 74LS are characterized for 0°C to 70°C operation.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**





Supply voltage, VCC (see Note 1)	7 V
Input voltage	5.5 V
Intermitter voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN54', SN54LS' Circuits	-55°C to 125°C
SN74', SN74LS' Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For the '83A, this rating applies between the following pairs: A1 and B1, A2 and B2, A3 and B3, A4 and B4. For the 'LS83, this rating applies between the following pairs: A1 and B1, A1 and C0, B1 and C0, A3 and B3.

functional block diagrams



schematics of inputs and outputs



TTL MSI PARALLEL-IN SERIAL-OUT REGISTERS

for application as

- Dual Source, Parallel-To-Serial Converter
- Serial-In Serial-Out Register


description

These monolithic shift registers which utilize transistor-transistor logic (TTL) circuits in the familiar Series 54/74 configuration, are composed of four RS master-slave flip-flops, four AND-OR-INVERT gates, and four inverter-drivers. Internal interconnections of these functions provide a versatile register which performs right-shift operations as a serial-in, serial-out register or as a dual-source, parallel-to-serial converter. A number of these registers may be connected in series to form an n-bit register.

All flip-flops are simultaneously set to a low output level by applying a high-level voltage to the clear input while the internal presets are inactive (high). See the preset function table below. Clearing is independent of the level of the clock input.


The register may be parallel loaded by using the clear input in conjunction with the preset inputs. After clearing all stages to low output levels, data to be loaded is applied to either the P1 or P2 inputs of each register stage (A, B, C, and D) with the corresponding preset enable input, PE1 or PE2, high. Presetting, like clearing, is independent of the level of the clock input.

Transfer of information to the outputs occurs on the positive-going edge of the clock pulse. The proper information must be setup at the RS inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information for the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining RS inputs. The clear input must be at a low level and the internal presets must be inactive (high) when clocking occurs.




positive logic; see function tables.

functional block diagram



dynamic input activated by transition from a high level to a low level

schematics of inputs and output



PRESET FUNCTION TABLE  
(BIT A, TYPICAL OF ALL)

PRESET INPUTS	INTERNAL PRESET A
PE1 P1A PE2 P2A	PRESET A
L X X L	H (inactive)
L X X L	H (inactive)
X L X L	H (inactive)
X L X L	H (inactive)
H H X X	L (active)
X X H H	L (active)

REGISTER FUNCTION TABLE

INTERNAL PRESETS	CLEAR	CLOCK	SERIAL	INTERNAL OUTPUTS	OUTPUT
A B C D	OA	OB	OC	OD	QD
H H H H	L	L	L	L	L
L L L L	H	H	H	H	H
H H H H	OA0	OB0	OC0	OD0	QD0
L L L L	OB0	OC0	OD0	QD0	QD0
H H H H	OA1	OB1	OC1	OD1	QD1
L L L L	OB1	OC1	OD1	QD1	QD1

H = high level (steady state), L = low level (steady state), X = irrelevant, T = transition from low to high level  
 OA0, OB0, OC0, OD0 = the level of OA, OB, OC, or OD, respectively, before the indicated steady-state input conditions were established.  
 OA1, OB1, OC1, OD1 = the level of OA, OB, or OC, respectively, before the most-recent T transition of the clock.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage (see Note 2)	5.5 V
Operating free-air temperature range: SN5494 Circuits	-55°C to 125°C
SN7494 Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.  
 2. Input voltage must be zero or positive with respect to network ground terminal.

- N-Bit Serial-To-Parallel Converter
- N-Bit Parallel-To-Serial Converter
- N-Bit Storage Register

TYPE	PROPAGATION DELAY TIME	TYPICAL POWER DISSIPATION
'96	25 ns	240 mW
'L96	50 ns	120 mW


**description**

These shift registers consist of five R-S master-slave flip-flops connected to perform parallel-to-serial or serial-to-parallel conversion of binary data. Since both inputs and outputs for all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may be performed.

All flip-flops are simultaneously set to a low output level by applying a low-level voltage to the clear input while the preset is inactive (low). Clearing is independent of the level of the clock input.

The register may be parallel loaded by using the clear input in conjunction with the preset inputs. After clearing all stages to low output levels, data to be loaded is applied to the individual preset inputs (A, B, C, D, and E) and a high-level load pulse is applied to the preset enable input. Presetting like clearing is independent of the level of the clock input.

Transfer of information to the outputs occurs on the positive-going edge of the clock pulse. The proper information must be set up at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information to the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be high and the preset or preset enable inputs must be low when clocking occurs.




positive logic: see function table

FUNCTION TABLE


CLEAR	PRESET ENABLE	PRESET					CLOCK	SERIAL	OUTPUTS					
		A	B	C	D	E			QA	QB	QC	QD	QE	
L	L	X	X	X	X	X	X	X	L	L	L	L	L	L
L	X	L	L	L	L	L	X	X	L	L	L	L	L	L
H	H	H	H	H	H	H	X	X	QA0	QB0	QC0	QD0	QE0	
H	H	H	H	H	H	H	L	L	H	H	H	H	H	
H	H	H	H	H	H	H	L	L	H	H	H	H	H	
H	L	X	X	X	X	X	L	L	H	H	H	H	H	
H	L	X	X	X	X	X	L	L	H	H	H	H	H	
H	L	X	X	X	X	X	L	L	H	H	H	H	H	

M = high level (steady state), L = low level (steady state)  
 X = irrelevant (any input; including transitions)  
 ↑ = transition from low to high level  
 QA0, QB0, etc. = the level of QA, QB, etc. respectively before the indicated steady-state input conditions were established.  
 QA<sub>n</sub>, QB<sub>n</sub>, etc. = the level of QA, QB, etc. respectively before the most-recent ↑ transition of the clock.

typical clear, shift, preset, and shift sequences




functional block diagram



dynamic input activated by transition from a high level to a low level.

schematics of inputs and outputs



- N-Bit Serial-To-Parallel Converter
- N-Bit Parallel-To-Serial Converter
- N-Bit Storage Register

TYPE	PROPAGATION DELAY TIME	TYPICAL POWER DISSIPATION
'96	25 ns	240 mW
'L96	50 ns	120 mW


**description**

These shift registers consist of five R-S master-slave flip-flops connected to perform parallel-to-serial or serial-to-parallel conversion of binary data. Since both inputs and outputs for all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may be performed.

All flip-flops are simultaneously set to a low output level by applying a low-level voltage to the clear input while the preset is inactive (low). Clearing is independent of the level of the clock input.

The register may be parallel loaded by using the clear input in conjunction with the preset inputs. After clearing all stages to low output levels, data to be loaded is applied to the individual preset inputs (A, B, C, D, and E) and a high-level load pulse is applied to the preset enable input. Presetting like clearing is independent of the level of the clock input.

Transfer of information to the outputs occurs on the positive-going edge of the clock pulse. The proper information must be set up at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information to the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be high and the preset or preset enable inputs must be low when clocking occurs.




positive logic: see function table

FUNCTION TABLE






CLEAR	PRESET ENABLE	PRESET					CLOCK	SERIAL	OUTPUTS					
		A	B	C	D	E			QA	QB	QC	QD	QE	
L	L	X	X	X	X	X	X	X	L	L	L	L	L	L
L	X	L	L	L	L	L	X	X	L	L	L	L	L	L
H	H	H	H	H	H	H	X	X	QA0	QB0	QC0	QD0	QE0	
H	H	H	H	H	H	H	L	L	H	H	H	H	H	
H	H	H	H	H	H	H	L	L	H	H	H	H	H	
H	L	X	X	X	X	X	L	L	H	H	H	H	H	
H	L	X	X	X	X	X	L	L	H	H	H	H	H	
H	L	X	X	X	X	X	L	L	H	H	H	H	H	

M = high level (steady state), L = low level (steady state)  
 X = irrelevant (any input; including transitions)  
 ↑ = transition from low to high level  
 QA0, QB0, etc. = the level of QA, QB, etc. respectively before the indicated steady-state input conditions were established.  
 QA<sub>n</sub>, QB<sub>n</sub>, etc. = the level of QA, QB, etc. respectively before the most-recent ↑ transition of the clock.

functional block diagram



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1): '95A, 'LS95A	7 V
'L95	8 V
Input voltage (see Note 2)	5.5 V
Intermitter voltage (see Note 3)	5.5 V
Operating free-air temperature range: SN54, SN54L, SN54LS Circuits	-55°C to 125°C
SN74, SN74L, SN74LS Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

- NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.  
 2. For the 'L95, input voltages must be zero or positive with respect to network ground terminal.  
 3. This is the voltage between two emitters of a multiple-emitter input transition. For these devices, this ratings applies between the clock-2 input and the mode control input.



TYPE	TYPICAL MAXIMUM	TYPICAL
'95A	CLOCK FREQUENCY 36 MHz	POWER DISSIPATION 195 mW
'L95	5 MHz	19 mW
'LS95A	28 MHz	50 mW

description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:

- Parallel (Broadside) load
  - Shift right (the direction QA toward QD)
  - Shift left (the direction QD toward QA)
- Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flop and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low, however, conditions described in the last three lines of the function table will also ensure that register contents are protected.



FUNCTION TABLE









MODE CONTROL 2 (L) 1 (H)	INPUTS				OUTPUTS					
	CLOCK 2 (L) 1 (H)	SERIAL	PARALLEL A	PARALLEL B	PARALLEL C	PARALLEL D	QA	QB	QC	QD
H	H	X	X	X	X	X	QA	QB	QC	QD
H	L	X	a	b	c	d	QA	QB	QC	QD
H	L	X	Qb†	Qc†	Qd†	d	Qb	Qc	Qd	d
L	L	H	X	X	X	X	QAn	QBn	QCn	QDn
L	L	X	H	X	X	X	H	QAn	QBn	QCn
L	L	X	L	X	X	X	L	QAn	QBn	QCn
L	L	L	X	X	X	X	QA0	QB0	QC0	QD0
L	L	X	X	X	X	X	QA0	QB0	QC0	QD0
L	L	X	X	X	X	X	QA0	QB0	QC0	QD0
L	L	X	X	X	X	X	QA0	QB0	QC0	QD0
L	L	X	X	X	X	X	QA0	QB0	QC0	QD0
L	L	X	X	X	X	X	QA0	QB0	QC0	QD0
L	L	X	X	X	X	X	QA0	QB0	QC0	QD0

Shifting left requires external connection of Qb to A, Qc to B, and Qd to C. Serial data is entered at input D.  
 H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)  
 † = transition from high to low level (steady state), X = transition from low to high level  
 a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.  
 QAn, QBn, QCn, QDn = the level of QA, QB, QC, or QD, respectively, before the most-recent 1 transition of the clock.  
 QA0, QB0, QC0, QD0 = the level of QA, QB, QC, or QD, respectively, before the most-recent 1 transition of the clock.



# 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

## SSI GATES ... LOGIC AND PIN ASSIGNMENTS (TOP VIEWS)

<p><b>40</b> DUAL 4-INPUT POSITIVE-NAND BUFFERS</p> <p>positive logic: <math>Y = ABCD</math></p> <p>See page 102</p>	 <p>SN5440/SN7440(J, N) SN54H40/SN74H40(J, N) SN54LS40/SN74LS40(J, N, W) SN54S40/SN74S40(J, N, W)</p>	 <p>SN5440/SN7440(W) SN54H40/SN74H40(W)</p> <p>NC—No internal connection</p>
<p><b>50</b> DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATES (ONE GATE EXPANDABLE)</p> <p>positive logic: <math>Y = \overline{AB+CD+X}</math></p> <p><sup>'50:</sup> X = output of SN5460/SN7460 <sup>'H50:</sup> X = output of SN54H60/SN74H60 or SN54H62/SN74H62</p> <p>See page 113</p>	 <p>SN5450/SN7450(J, N) SN54H50/SN74H50(J, N)</p>	 <p>SN5450/SN7450(W) SN54H50/SN74H50(W)</p>
<p><b>51</b> DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATES</p> <p><sup>'51, 'H51, 'S51</sup> positive logic: <math>Y = AB+CD</math></p> <p><sup>'L51, 'LS51</sup> positive logic: <math>1Y = \overline{(1A \cdot 1B + 1C)(1D \cdot 1E + 1F)}</math> <math>2Y = \overline{(2A \cdot 2B) + (2C \cdot 2D)}</math></p> <p>See page 110</p>	<p>MAKE NO EXTERNAL CONNECTION</p>  <p>SN5451/SN7451(J, N) SN54H51/SN74H51(J, N) SN54S51/SN74S51(J, N, W)</p>	<p>MAKE NO EXTERNAL CONNECTION</p>  <p>SN5451/SN7451(W) SN54H51/SN74H51(W)</p>
	 <p>SN54L51/SN74L51(J, N) SN54LS51/SN74LS51(J, N, W)</p>	 <p>SN54L51/SN74L51(T)</p>

## 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS

### SSI GATES . . . LOGIC AND PIN ASSIGNMENTS (TOP VIEWS)

**55**

**2-WIDE 4-INPUT  
AND-OR-INVERT GATES**


'H55 (EXPANDABLE)

positive logic:


$$Y = ABCD + EFGH + X$$

X = output of SN54H60/SN74H60  
or SN54H62/SN74H62

See page 113



SN54H55/SN74H55(J, N)




SN54H55/SN74H55(W)

'L55, 'LS55


positive logic:

$$Y = ABCD + EFGH$$

See page 110



SN54L55/SN74L55(J, N)  
SN54LS55/SN74LS55(J, N, W)



SN54L55/SN74L55(T)  
NC—No internal connection

**60**

**DUAL 4-INPUT EXPANDERS**

'60

positive logic:


X = ABCD when connected to X and  $\bar{X}$  inputs  
of SN6423/SN7423, SN5450/SN7450, or  
SN5453/SN7453

'H60


positive logic:

X = ABCD when connected to X and  $\bar{X}$   
inputs of SN54H50/SN74H50,  
SN54H53/SN74H53, or  
SN54H55/SN74H55

See pages 117 and 118



SN5460/SN7460(J, N)  
SN54H60/SN74H60(J, N)



SN5460/SN7460(W)  
SN54H60/SN74H60(W)

NC—No internal connection


**61**

**TRIPLE 3-INPUT  
EXPANDERS**


positive logic:

X = ABC when connected to X input of  
SN54H52/SN74H52

See page 119



SN54H61/SN74H61(J, N)



SN54H61/SN74H61(W)

*AND med  
2079*

APPENDIX C

ASCII Codes


HOLE PUNCHED = MARK = 1  
 NO HOLE PUNCHED = SPACE = 0

MOST SIGNIFICANT BIT  
 ↓  
 7 6 5 4 3 2 1 0  
 ↑  
 LEAST SIGNIFICANT BIT

Character	SPACE	NULL/IDLE	7	6	5	4	3	2	1	0
A		START OF MESSAGE			0	0	0	0	0	1
B	"	END OF ADDRESS			0	0	0	0	1	0
C	#	END OF MESSAGE			0	0	0	0	1	1
D	\$	END OF TRANSMISSION			0	0	1	0	0	0
E	%	WHO ARE YOU			0	0	1	0	1	1
F	&	ARE YOU			0	0	1	1	1	0
G	'	BELL			0	0	1	1	1	1
H	(	FORMAT EFFECTOR			0	1	0	0	0	0
I	)	HORIZONTAL TAB			0	1	0	0	0	1
J	*	LINE FEED			0	1	0	0	1	0
K	+	VERTICAL TAB			0	1	0	0	1	1
L	,	FORM FEED			0	1	1	0	0	0
M	-	CARRIAGE RETURN			0	1	1	0	1	1
N	.	SHIFT OUT			0	1	1	1	1	0
O	/	SHIFT IN			0	1	1	1	1	1
P	0	DCO			1	0	0	0	0	0
Q	1	READER ON			1	0	0	0	0	1
R	2	TAPE (AUX ON)			1	0	0	0	1	0
S	3	READER OFF			1	0	0	0	1	1
T	4	(AUX OFF)			1	0	1	0	0	0
U	5	ERROR			1	0	1	0	1	1
V	6	SYNCHRONOUS IDLE			1	0	1	1	1	0
W	7	LOGICAL END OF MEDIA			1	0	1	1	1	1
X	8	S 0			1	1	0	0	0	0
Y	9	S 1			1	1	0	0	0	1
Z	:	S 2			1	1	0	0	1	0
[	;	S 3			1	1	0	0	1	1
\	<	S 4			1	1	1	0	0	0
]	=	S 5			1	1	1	0	1	1
^	>	S 6			1	1	1	1	0	0
_	?	S 7			1	1	1	1	1	1

00100111  
 4 7

421  
 001



description (continued)

ALU Signal Designations

The '181, 'LS181, and 'S181 can be used with the signal designations of either Figure 1 or Figure 2.

The logic functions and arithmetic operations obtained with signal designations as in Figure 1 are given in Table 1; those obtained with the signal designations of Figure 2 are given in Table 2.




FIGURE 1 (FOR TABLE 1)

FIGURE 2 (FOR TABLE 2)

TABLE 1 ACTIVE HIGH DATA M-L ARITHMETIC OPERATIONS

Table 1: Selection logic functions for Figure 1. Columns include Selection, M-H Logic Functions, M-L Arithmetic Operations, and Cn-4, Cn-7 (with carry).

TABLE 2 ACTIVE LOW DATA M-L ARITHMETIC OPERATIONS


Table 2: Selection logic functions for Figure 2. Columns include Selection, M-H Logic Functions, M-L Arithmetic Operations, and Cn-4, Cn-7 (with carry).

\*Each bit is shifted to the next more significant position.

PIN DESIGNATIONS

Table of pin designations for the '181 chip. Columns: Designation, Pin Nos., Function. Rows include word inputs, function-select inputs, carry inputs, outputs, and power pins.

'181, 'LS181... J. N. OR W PACKAGE SN54S181... J OR W PACKAGE SN74S181... J. N. OR W PACKAGE (TOP VIEW)



Logic: see tables 1 and 2

- Full Look-Ahead for High-Speed Operations on Long Words
• Input Clamping Diodes Minimize Transmission-Line Effects
• Darlington Outputs Reduce Turn-Off Time
• Arithmetic Operating Modes: Addition, Subtraction, Shift Operand A One Position, Magnitude Comparison, Plus Twelve Other Arithmetic Operations
• Logic Function Modes: Exclusive-OR, Comparator, AND, NAND, OR, NOR, Plus Ten Other Logic Operations


TYPICAL ADDITION TIMES

Table of typical addition times for different bit widths and carry methods. Columns: Number of Bits, Addition Times (Using '181 and '182), Arithmetic/Logic Units, Look-Ahead Carry Generators, Package Count, Carry Method.

description

The '181, 'LS181, and 'S181 are arithmetic logic units (ALU)/function generators which have a complexity of 75 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made

1 Sätter detta bladet om huggelig för du sätter  
 sprutning på brikken.  
 3 Teck ut en matse du kan pröva brikken på  
 i en enkelt matig kopling.




Handwritten notes and labels on the left side of the diagram, including 'Sju klockor: A', 'A1', 'A2', 'A3', 'A4', 'A5', 'A6', 'A7', 'A8', 'A9', 'A10', 'A11', 'A12', 'A13', 'A14', 'A15', 'A16', 'A17', 'A18', 'A19', 'A20', 'A21', 'A22', 'A23', 'A24', 'A25', 'A26', 'A27', 'A28', 'A29', 'A30', 'A31', 'A32', 'A33', 'A34', 'A35', 'A36', 'A37', 'A38', 'A39', 'A40', 'A41', 'A42', 'A43', 'A44', 'A45', 'A46', 'A47', 'A48', 'A49', 'A50', 'A51', 'A52', 'A53', 'A54', 'A55', 'A56', 'A57', 'A58', 'A59', 'A60', 'A61', 'A62', 'A63', 'A64', 'A65', 'A66', 'A67', 'A68', 'A69', 'A70', 'A71', 'A72', 'A73', 'A74', 'A75', 'A76', 'A77', 'A78', 'A79', 'A80', 'A81', 'A82', 'A83', 'A84', 'A85', 'A86', 'A87', 'A88', 'A89', 'A90', 'A91', 'A92', 'A93', 'A94', 'A95', 'A96', 'A97', 'A98', 'A99', 'A100'. There are also some mathematical expressions like 'A + B = C' and 'D + E = F'. The overall layout is complex and detailed, typical of a technical drawing from a manual or textbook.

- ① sett 0101 i B
- ② kör detta bit B
- ③ sett 0011 i B
- ④ Ta logiska AND mellan  
 B og B 4788 og på  
 resultatet som ønsket svar.

Handwritten notes and labels at the bottom of the page, including 'sett 0101 i B', 'kör detta bit B', 'sett 0011 i B', 'Ta logiska AND mellan B og B 4788 og på resultatet som ønsket svar.' There are also some other notes and symbols, such as 'A + B = C' and 'D + E = F'. The overall layout is complex and detailed, typical of a technical drawing from a manual or textbook.

1 Sätter de båda bladet om hängsling för de sätter  
 spänning på brikken.  
 2 Tecknar en matris du kan pröva brikken på  
 i en enkelt matris koppling.




Handwritten notes in Swedish, including 'Sättningen i bladet' and 'Användningen i bladet'. There are also some diagrams of small components and their connections.

Handwritten notes in Swedish, including 'Sättningen i bladet' and 'Användningen i bladet'. There are also some diagrams of small components and their connections.

Handwritten notes in Swedish, including 'Sättningen i bladet' and 'Användningen i bladet'. There are also some diagrams of small components and their connections.

- ① sett 0101 i B
- ② kjör de He: b7, A
- ③ sett 0011 i B
- ④ Ta Logiska AND mellan  
 Rog B 4778 89 på  
 resultat som ønsket svar.



## DEFINITION

<b>Registers:</b>	<b>Status word:</b>
A Accumulator, Main register	Bit no.
D Extension register	K 2 One bit accumulator
T Temporary register	Z 3 Floating point overflow
L Link register	Q 4 Dynamic overflow
X Index register (post-index)	O 5 Static overflow
B Base register (pre-index)	C 6 Carry indicator
P Program counter	M 7 Multishift
STS (F) Status word contains C, Q, O, Z, K, M and PIL	PIL 8-11 Interrupt level indicator
PID Priority interrupt detect register	<b>Abbreviations:</b>
PIE Priority interrupt enable register	EL Effective location
MIPR Memory protect register	EW Effective word
OPR Operator panel register	DA Double accumulator
	FA Floating accumulator
	DW Double word
	FW Floating word
	A Logical AND
	V Logical inclusive OR
	⌘ Logical exclusive OR
	( ) The content of

## MEMORY REFERENCE INSTRUCTIONS

OP. CODE	X	B	DISPLACEMENT(D)
15	14	13	12   11
	10	9	8   7
	6	5	4   3
	2	1	0

**Effective address:**

000000 Address relative to P;  
 002000 Address relative to X;  
 001000 Indirect addressing;  
 003000 Post-indexing;  
 004000 Address relative to B;  
 002400 Address relative to B and X;  
 001400 Pre-indexing;  
 003400 Pre- and Post-indexing;

**Store instructions:**

STZ 000000 Store zero;  
 STA 004000 Store A;  
 STT 010000 Store T;  
 STX 014000 Store X;  
 MIN 040000 Memory increment and skip if zero;

**Load instructions:**

LDA 044000 Load A;  
 LDT 050000 Load T;  
 LDX 054000 Load X;

**Arithmetical and logical instructions:**

ADD 060000 Add to A (C, O and Q may also be affected);  
 SUB 064000 Subtract from A (C and Q may also be affected);  
 AND 070000 Logical AND to A;  
 ORA 074000 Logical inclusive OR to A;  
 MPY 120000 Multiply integer (Q and G may also be affected);

EL = P ± D  
 EL = X ± D  
 EL = (P ± D)  
 EL = (P ± D) + X  
 EL = B ± D  
 EL = B ± D + X  
 EL = (B ± D)  
 EL = (B ± D) + X

(EL) = 0  
 (EL) = A  
 (EL) = T  
 (EL) = X  
 (EL) = (EL) + 1

A = (EL)  
 T = (EL)  
 X = (EL)

A = A + (EL)  
 A = A - (EL)  
 A = A ^ (EL)  
 A = A \* (EL)

### Transfer instructions:


1	0	1	0	SUB INSTR.	R
15	14	13	12	11	10
	9	8	7	6	5
	4	3	2	1	0

TRA 150000 Transfer specified register to A  
 TRR 150100 Transfer A to specified register  
 MCL 150200 Masked clear to specified register  
 MST 150300 Masked set to specified register

### Specify register R:


STS 000001 Status word. (PIL will not be affected by any instruction)  
 OPR 000002 Operator panel register  
 MPR 000003 Memory protection register  
 PID 000006 Priority interrupt detect register  
 PIE 000007 Priority interrupt enable register

### Double word instructions:




STD 020000 Store double word; (DW) = DA  
 LDD 024000 Load double word; DA = (DW)

### Floating Instructions:



STF 030000 Store floating accum.; (FW) = FA  
 LDF 034000 Load floating accum.; FA = (FW)  
 FAD 100000 Add to floating accum. (C may also be affected); FA = FA + (FW)  
 FSB 104000 Subtract from floating accum. (C may also be affected); FA = FA - (FW)  
 FMU 110000 Multiply floating accum. (C may also be affected); FA = FA \* (FW)  
 FDV 114000 Divide floating accum. (Z and C may also be affected); FA = FA / (FW)

### Floating conversion:



NLZ 151400 Convert the number in A to a floating number in FA  
 DNZ 152000 Convert the floating number in FA to a fixed point number in A  
 NLZ + 20 151420 Integer to floating conversion  
 DNZ - 20 152360 Floating to integer conversion

The range of scaling factor is -128 to 127 which gives converting range from 10<sup>-38</sup> to 10<sup>38</sup>.

### ENCING INSTRUCTIONS

#### Unconditional jump:

For instruction word format and effective address, see section for memory reference instructions.

JMP 124000 Jump; P = EL  
 JPL 134000 Jump to subroutine; L = P; P = EL

#### Conditional jump:

1	0	1	1	0	COND.	DISPLACEMENT (D)
15	14	13	12	11	10	9   8 7 6   5 4 3   2 1 0

**Jump if:** A is positive; P = P ± D if: A ≥ 0  
 A is negative; A < 0  
 A is zero; A = 0  
 A is nonzero; A ≠ 0  
 X is negative; X < 0  
 X is zero; X = 0  
**Increment X and jump if positive;**  
 X = X + 1; P = P ± D if X ≥ 0  
**Increment X and jump if negative;**  
 X = X + 1; P = P ± D if X < 0

### SHIFT INSTRUCTIONS

1	1	0	1	LIN	SAD	ZIN/ROT	SHA/SHD	SHIFT COUNTER	
15	14	13	12	11	10	9	8	7	6   5 4 3   2 1 0

SHT 154000 Shift T-register  
 SHD 154200 Shift D-register  
 SHA 154400 Shift A-register  
 SAD 154600 Shift A- and D-register connected

000000 Arithmetic shift. During right shift bit 15 is extended. During left shift zeros are shifted in from right

ROT 001000 Rotational shift. Most and least significant bits are connected together

ZIN 002000 Zero end input  
 LIN 003000 Link end input. The last vacated bit is fed to M after every shift instruction

S:R Shift right; gives negative shift counter

### INPUT - OUTPUT CONTROL

1	1	1	0	0	PIN	SKA	ACT	DEVICE NO.
15	14	13	12	11	10	9	8	7 6   5 4 3   2 1 0

IOT 160000 Operate specified device according to function

#### Function:

ACT 000400 Activate the specified device  
 SKA 001000 Skip next instruction if device is ready  
 PIN 002000 Enable interrupt of specified device  
 SNI 000000 Skip next instruction if no interrupt

#### Interrupt control:

1	1	0	1	0	SUB INSTR.	GRP
15	14	13	12	11	10	9   8 7 6   5 4 3   2 1 0

ION 150500 Turn on interrupt system  
 IOF 160400 Turn off interrupt system  
 INTEN 160540 Enable interrupt  
 INTDS 150440 Disable interrupt

#### Specify Group:

GRP1 000001 Group one  
 GRP2 000002 Group two  
 GRP3 000004 Group three  
 GRP4 000010 Group four

#### Device no. for group one: Input

Teletype I RKE; 2 Output PNT; 3  
 Teletype II 4 5  
 Teletype III 10 11  
 20 mS real time clock 6 PFA; 7  
 High speed punch  
 High speed reader REA; 22  
 Card reader 42

#### Halt instruction:

1	1	0	1	0	SUB INSTR.	WAIT NUMBER
15	14	13	12	11	10	9   8 7 6   5 4 3   2 1 0

WAIT 151000 i Interrupt off:  
 Halt the program. The program will continue by depressing continue button.  
 ii Interrupt on:  
 Give up priority. If there are no interrupt requests on any level, the program on level zero is entered.

It is legal to specify a WAIT NUMBER less than 377.

### MODEL 33 ASR/KSR TELETYPE CODE (ASCII) IN BINARY FORM

HOLE PUNCHED = MARK = 1  
 NO HOLE PUNCHED = SPACE = 0

MOST SIGNIFICANT BIT  
 LEAST SIGNIFICANT BIT  
 7 6 5 4 3 2 1 0

SPACE	NULL/IDLE	START OF MESSAGE	END OF ADDRESS	END OF MESSAGE	END OF TRANSMISSION	WHO ARE YOU	ARE YOU	BELL	FORMAT EFFECTOR	HORIZONTAL TAB	LINE FEED	VERTICAL TAB	FORM FEED	CARRIAGE RETURN	SHIFT OUT	SHIFT IN	DCO	READER ON	TAPE (AUX ON)	READER OFF	(AUX OFF)	ERROR	SYNCHRONOUS IDLE	LOGICAL END OF MEDIA	S 0	S 1	S 2	S 3	S 4	S 5	S 6	S 7
␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣	␣

0	0	SAME
0	1	SAME
1	0	SAME
1	1	SAME

RUB OUT ←  
 PARITY ←



REGISTER OPERATION

Table with columns: 1, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0. Headers: RAD, C, I, CM1, CLD, SOURCE, DESTIN.

Arithmetic operations, RAD 1:

C, O and Q may be affected by following instructions

- RADD 146000 Add source to destination; (D) = (D) + (S)
RSUB 146600 Subtract source from destination; (D) = (D) - (S)
COPY 146100 Register transfer; (D) = (S)
AD1 000400 Also add one to destination; (D) = (D) + 1
ADC 001000 Also add old carry to destination; (D) = (D) + C

Logical operations, RAD = 0:

- SWAP 141000 Register exchange; (S) = (D); (D) = (S)
RAND 144400 Logical AND to destination; (D) = (D) & (S)
REXO 145000 Logical exclusive OR; (D) = (D) ^ (S)
RORA 145400 Logical inclusive OR; (D) = (D) | (S)
CLD 000100 Clear destination before op.; (D) = 0
CM1 000200 Use one's complement of source; (S) = (S)0

Combined instructions:

- EXIT 146142 = COPY SL DP. Return from subroutine
RCLR 146100 Register clear
RINC 146400 = RADD AD1, Register increment
RDOR 146200 = RADD CM1, Register decrement
SMIL 146302 = COPY CM1 DP, Starting address of MAC

Specify source register S:

- SD 000010 D-register as source
SP 000020 P-register as source
SB 000030 B-register as source
SL 000040 L-register as source
SA 000050 A-register as source
ST 000060 T-register as source
SX 000070 X-register as source
Source value equals zero

Specify destination register D:

- DD 000001 D-register as destination
DP 000002 P-register as destination
DB 000003 B-register as destination
DL 000004 L-register as destination
DA 000005 A-register as destination
DT 000006 T-register as destination
DX 000007 X-register as destination
000000 No operation

BIT OPERATION INSTRUCTIONS

Table with columns: 1, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0. Headers: FUNCTION, BIT NO., DESTIN.

Operation instruction:

- BSKP 175000 Skip next location if specified condition is true; P = P + 1
BSET 174000 Set specified bit equal to specified condition.
BSTA 176200 Store and clear K; (B) = K; K = 0
BSTC 176000 Store complement and set K; (B) = Ko; K = 1
BLDA 176600 Load K; K = (B)
BLDC 176400 Load bit complement to K; K = (B)0
BANC 177000 Logical AND with bit complement; K = KA (B)0
BORC 177400 Logical OR with bit complement; K = KV (B)0
BAND 177200 Logical AND to K; K = KA (B)
BORA 177600 Logical OR to K; K = KV (B)

Specify condition:

- ZRO 000000 Specified bit equals zero; (B) = 0
ONE 000200 one; (B) = 1
BAC 000600 K; (B) = K
BCM 000400 Complement specified bit; (B) = (B)0

Specify bit no:

- 0 000000 Specifies bit in dest. reg.; B = 0
10 000010 B = 1
20 000020 B = 2
...
170 000170 B = 15

For destination (D) mnemonics see section for register operations. D = 0 specifies STS-register.

Specify control flip-flop:

- SSK 000020 Specifies; one bit accum.; B = K
SSZ 000030 floating point ov.fl.; B = Z
SSQ 000040 dynamic ov.fl.; B = Q
SSO 000050 static ov.fl.; B = O
SSC 000060 carry; B = C
SSM 000070 multishift link; B = M

SKIP INSTRUCTIONS

Table with columns: 1, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0. Headers: COND., SOURCE(S), DESTIN. (D).

- SKP 140000 Skip next location if specified condition is true; P = P + 1

Specified condition:

- EQL 000000 Equal to
UEQ 002000 Unequal to
GRE 001000 Greater or equal to
LST 003000 Less than
IF 000000 May be used freely to obtain easy readability
O 000000 }

For Source and Destination mnemonics see section for Register operations. The destination register (D) should be specified before the source register (S).

ARGUMENT INSTRUCTION

Table with columns: 1, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0. Headers: FUNCT., ARGUMENT.

Function:

- SAA 170400 Set argument to A; A = ARG
AAA 172400 Add argument to A; A = A + ARG
SAX 171400 Set argument to X; X = ARG
AAAX 173400 Add argument to X; X = X + ARG
SAT 171000 Set argument to T; T = ARG
AAT 173000 Add argument to T; T = T + ARG
SAB 170000 Set argument to B; B = ARG
AAB 172000 Add argument to B; B = B + ARG

Argument is a signed number ranging from -128 to +127.

8

9

400000

side 65

100000 200000 300000 400000

Life like spire roller like minidie


X

MAC COMMANDS

- : : Following immediately after a symbol causes the value of the last symbol to be printed out
- : : Following after a space or an octal number causes the value of the whole expression to be printed out
- " : Set MAC in library mode
- # : Form a 16 bit number equal to the 8 bit teletype codes of the following two characters
- # # : Form a 16 bit number where bits 0-7 are equal to the following 8 bit teletype code. Bits 8-15 equal zero
- # # # # : Form a 32 bit word containing up to 8 letters
- % : Demarcation between instruction and comment
- )LINE @ : Set MAC in on-line mode
- )TAPE \$ : Set MAC in off-line mode
- ! : Start execution of assembled program. The starting address must precede the command
- ← : Preceded by a symbol, will delete the reference to this symbol in the symbol table. If no reference is found, symbol in the US-table is deleted
- )WRUS ? : Write undefined symbols
- )FILL & : The value of expressions following a { will automatically be stored in locations following current location
- )CLEAR : Reset MAC tables
- )PUNCH : Punch the content of the locations between lower and upper boundary, defined by two numbers, separated by the character <. Output on high speed punch
- )PRINT : Same as )PUNCH, but output is on teletype
- )BPUN : Binary dump of locations between lower and upper boundary must be followed by a symbol specifying the starting address. The program will automatically start after it has been read in
- )ZERO : Clear locations between lower and upper boundary

- )MMNE : Write the mnemonics allowed in MAC
- )WLOC : Write the symbols in symbol table
- )OUTM : Set MAC to outmode
- )INMO : Set MAC to inmode
- )WRITE : Followed by a string of symbols on the same line will cause the symbols and their octal values to be printed out during assembly-time, when in write mode
- )NWRT : Reset the )WRTM command
- )WRTM : Set MAC to write mode
- )KILL : Followed by a string of symbols on the same line will delete the corresponding references in the symbol table. If a symbol is undefined, the last reference in the US-table is deleted
- )PCL : Followed by a symbol, will cause all symbol references after this reference to be deleted
- )DEC : Set MAC to decimal mode
- )OCT : Set MAC to octal mode
- )CORE : Print upper and lower boundary of available core
- )LIST : List all defined symbols and their values
- )CHANGE : Change all instructions or part of instruction between lower and upper boundary in this way:  
 OLD / Old content  
 NEW / New content  
 MASK / Ones in bits to be changed  
 a < b ; upper and lower boundary  
 )CHANGE  
 Only masked bits will be searched for and changed
- BREAKPOINT : Set breakpoint in location specified before this command
- ! : Start execution in location specified before this command
- !! : Step one forward in program sequence
- 0! : Continue without more breakpoints
- )RBP : Reset breakpoint

REFERENCE DATA:



A/S NORSK DATA-ELEKTRONIKK